REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

PMU_ANALOG



N4 and M8 can not connect each other directly
N4 and M8 must connect to C0213 first

PBINT2 to GND will auto power on when VBAT is on.

BKBT



RTC



RTC MODE	
HIGH	32K-LESS
LOW	32K Crystal

RTC Mode	Type	R0202	R0205	X0200	C0201	C0202	R0203	R0204	
32K Crystal	Option	0R	NF	Crystal	8.2pF	8.2pF	0R	NF	
32K-less	Default	NF	0R	NF	NF	NF	NF	10K	

Note:32K-less only use in TSX mode,32K crystal is only use in TCXO mode.

		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

PMU_POWER

INPUT	Description
VBAT_AUD	VBAT power input for audio
VBAT_PA	VBAT power input for audio speaker PA
VBATA	VBAT power input for LDO
VBATB	VBAT power input for KP_LED,VIB,VBATBK,Flash LED
VBATC	VBAT power input for LDO
VBAT_DRV	VBAT power input for DCDC



SC2721 DCDC output

Input Power	Power Name	Output Voltage (V)	Output Current	Default Voltage	Default
VBAT	DCDCCPU	0.4-1.4/1.05/0.9	4000mA	0.9V	ON
	DCDCCORE	0.4-1.4/1.05/0.9	4000mA	0.9V	ON
	DCDCGEN1V4	0.6-1.8	1500mA	1.4V	ON
	DCDCGEN1V85	1.6-2.1	1000mA	1.85V	ON
	DCDCWPA	0.4-3.6	1000mA		OFF

SC2721 LDO output

Input Power	Power Name	Output Voltage (V)	Output Current	Default Voltage	Default
LDO from VBAT	VDDCAMA	1.8-3.3	150mA	2.8V	OFF
	VDDCAMMOT	1.8-3.3	100mA	2.8V	OFF
	VDDSIM0	1.8-3.3	50mA	1.8V	OFF
	VDDSIM1	1.8-3.3	50mA	1.8V	OFF
	VDDSIM2	1.8-3.3	200mA	1.8V	OFF
	VDD28	1.8-3.3	200mA	2.8V	ON
	VDDEMMCCORE	1.8-3.3	400mA	3.0V	ON
	VDDSDCORE	1.8-3.3	400mA	3.0V	ON
	VDDSDIO	1.8-3.3	100mA	3.0V	ON
	VBATBK	2.6-3.2	2mA	3.0V	ON
	VDDVIB	1.8-3.3	100mA	3.3V	OFF
	VDDKPLED	1.8-3.3	LDO:50mA/Sink:0.9-79.2mA		
	VDDWIFIPA	1.8-3.3	400mA	3.3V	OFF
	VDDDCXO	1.8-3.3	10mA	1.8V	ON
	VDDUSB33	1.8-3.3	60mA	3.3V	ON
LDO from DCDC GEN1V4	VDDCAMD	1.0-1.4	400mA		OFF
	VDDRF1V25	1.1-1.4	200mA		OFF
	VDD_MEM	1.1-1.4	800mA	1.2V	ON
LDO from DCDC GEN1V85	VDDCAMIO	1.1-1.9	200mA		OFF
	AVDD18	1.1-1.9	200mA	1.8V	ON
	VDDRF18	1.1-1.9	200mA	1.8V	ON
	VDD_CON	1.1-1.6	400mA		OFF

EXT DCDC ARM



I2C Slave Address:0XC0

I2C-Compatible Interface Up to 3.4Mbps

		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

eMMC+LPDDR4

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



TITLE & REV:

DOCUMENT NO:

DESIGNER: DATED:

EQA: DATED:

APPROVED: DATED:

DEPARTMENT:
Hardware DEPT.

COMPANY:
Spreadtrum communications, Inc.

CONFIDENTIAL AND PROPRIETARY

REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE

LTE/WCDMA PAM





NTC

È¥µôÔ¤ÁôRF NTC



Clock Mode	BoardID0
TSX	0
TCXO +32K	1

LPDDR Type	BoardID1
LPDDR3	0
LPDDR4X	1

BoardID2 Backup

Band info



TSX/TCXO compatible part list

Priority	Mode	X0600	Y7200	C2106	C2106	R0611	C0606	R0629	R7203	C7200	C7201
1ST	TSX	TSX	NF	1UF	100PF	100K	0R	NF	NF	NF	NF
2RD	TCXO	NF	TCXO	NF	NF	NF	NF	1000PF	0R	1UF	22PF

1.TSX is the default 26M selection

2.If select TCXO,place it far away RF transceiver is recommended

TSX 26M



		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

		TITLE & REV:
		DOCUMENT NO:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

Diversity LM Band Antenna



Diversity HB Antenna



FDD_B7/40_Diversity Rx path



TDD_B12/17/20_Diversity RX path



TDD_B41M/38_Diversity RX path



Diversity LTE RX Path

FDD_B3_Diversity RX path



FDD_B1/4_Diversity Rx path



FDD_B8_Diversity Rx path



FDD_B28AB_Diversity Rx path



		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

DIGITAL


U2100-A
ASIC-SC9863A-774-0.4
DIGITAL 1 of 6
RF SPI 0 (VIO1V8)
[8] PCC_RFSCK E17 RFSCK0/GPIO2
[8] PCC_RFSDA C18 RFSDA0/GPIO1
[8] PCC_RFSEN E18 RFSEN0/GPIO3 (H)
RF SPI 1 (VIO1V8)
[8] SCC_RFSCK B15 RFSCK1/GPIO13 [NC]
[8] SCC_RFSDA B16 RFSDA1/GPIO12 [NC]
[8] SCC_RFSEN A15 RFSEN1/GPIO14 [NC] (H)
RF CTRL (VIO1V8)
FOR LTE/WCDMA/TD/GSM
[10] RFCTL_0 E11 RFCTL0/GPIO19
[10] RFCTL_1 B10 RFCTL1/GPIO20
[10] RFCTL_2 E12 RFCTL2/GPIO21
[9] RFCTL_3 D12 RFCTL3/GPIO22
RFCTL_4 E13 RFCTL4/GPIO23
[15] RFCTL_5 B11 RFCTL5/GPIO24
[15] RFCTL_6 E14 RFCTL6/GPIO25
RFCTL_7 A11 RFCTL7/GPIO26
RFCTL_8 C12 RFCTL8/GPIO27
D13 RFCTL9/GPIO28
E15 RFCTL10/GPIO29
B12 RFCTL11/OSC_T_DIG/GPIO30
FOR LTE
C15 RFCTL16/PWMCG1/GPIO7
[18] CHG_STAT B14 RFCTL17/PPSG0/GPIO8
D15 RFCTL19/U3TXD/GPIO10
D16 RFCTL20/U3RXD/GPIO11
GPIO (VIO1V8)
[21] SIM0_DET R2110 1K A12 GPIO31/BUA_SIM_DET1
[18] CHG_EN_GPIO32 B13 GPIO32/PWMA
SE_SPI_INT E16 GPIO33/PWMBG1
[21] SIM1_DET R2111 1K A14 GPIO9/BUA_SIM_DET2
RFFE (VIO1V8)
[8,9] PCC_RFFE_SCK0 F14 RFFE0_SCK/GPIO36
[8,9] PCC_RFFE_SDA0 F13 RFFE0_SDA/GPIO37
F16 RFFE1_SCK/GPIO15 [NC]
F15 RFFE1_SDA/GPIO16 [NC]
IIC (VIO1V8)
[17] I2C2_SCL E29 SCL2/GPIO127 (H)
[17] I2C2_SDA F29 SDA2/GPIO128 (H)
[6] I2C6_SCL AJ31 SCL6/GPIO80 [NC]
[6] I2C6_SDA AJ32 SDA6/GPIO81 [NC]
CTP/EXTINT (VIO1V8)
[15] CTP_SCL D31 SCL3/EXT_XTL_EN0/GPIO146 (H)
[15] CTP_SDA C31 SDA3/GPIO147 (H)
[15] CTP_INT B30 EXTINT0/SE_GPIO14/GPIO144
[15] CTP_RST B31 EXTINT1/SE_GPIO15/GPIO145
EXTINT (VIO1V8)
AB28 EXTINT9/BUA_TF_DET/GPIO78
[5] BUA_BAT_DET AC28 EXTINT10/BAT_DET/GPIO79
ARM JTAG (VIO1V8)
MTCK B21 TCK_ARM/GPIO82
MTMS A21 TMS_ARM/GPIO83 (H)
T2107
T2108
DSP JTAG (VIO1V8)
[15] LCM_EN D21 RTCK_LTE/GPIO89
[8] BOARD_ID1 C21 TCK_LTE/GPIO87
[8] BOARD_ID0 B20 TDI_LTE/GPIO86 (H)
T2103 B19 TDO_LTE/GPIO85
A20 TMS_LTE/GPIO88 (H)
VDD1V85
T2105
T2106
T2101
T2102
T2104
MEMS (VIO1V8)
AD28 DMIC_CLKG0/GPIO94 [NC]
AD29 DMIC_DATG0/GPIO95 [NC]
AE31 DMIC_CLKG1/GPIO96 [NC]
AF31 DMIC_DATG1/GPIO97 [NC]
SYSTEM (VIO1V8)
CLK_NFC C32 CLK_AUX0/PROBE_CLK/GPIO129
NOTE:EXTINT0-7(DBNC MODE);EXTINT8-15(All 4 MODE);SE_GPIO0-7(ALL 4 MODE)
KEYPAD (VIO1V8)
KEYOUT0/EXTINT11/GPIO121 A9
KEYOUT1/EXTINT12/CM4_GPIO6/GPIO122 A8 EINT12_GPIO122
KEYOUT2/PWMBG0/CM4_GPIO7/GPIO123 B9 LCM_BL_PWM [15]
(H) DNU KEYIN0 E10 KEYIN0 [20]
(H) DNU KEYIN1 D10 KEY_CAM [20]
KEYIN2/EXTINT4/GPIO126 D9 R2101 1K USBID_CRTL [19]
SPI 0 (VIO1V8)
SPI0_DO/EXTINT6/GPIO91 B18 FTID_SPI_MOSI [17]
SPI0_DI/EXTINT7/GPIO92 A18 FTID_SPI_MISO [17]
SPI0_CLK/EXTINT8/GPIO93 A17 FTID_SPI_CLK [17]
(H) SPI0_CSN/EXTINT5/GPIO90 B17 FTID_SPI_CS [17]
SPI 2 (VIO1V8)
SPI2_DO/EXTINT14G1/CM4_GPIO0/GPIO53 D19 EINT_HALL
SPI2_DI/EXTINT15G1/CM4_GPIO1/GPIO54 E20 AG_INT1
SPI2_CLK/CM4_GPIO2/GPIO55 E19 AG_INT0 [17]
(H) SPI2_CSN/CM4_GPIO5/GPIO52 D18 PROX_INT [17]
SDIO 0 (VSD0)
Close toBB
C2108 NC
SD0_CLK/GPIO153 P2 R2100 0 TF_SD0_CLK0 [21]
SD0_CMD/GPIO150 R2 TF_SD0_CMD [21]
SD0_D0/U2TXDG1/GPIO151 P4 TF_SD0_D0 [21]
SD0_D1/U2RXDG1/GPIO152 P5 TF_SD0_D1 [21]
SD0_D2/GPIO149 P1 TF_SD0_D2 [21]
SD0_D3/GPIO148 N1 TF_SD0_D3 [21]
SDIO 1 (VIO1V8)
[NC] SD1_CLK/GPIO64 AC32
(H) [NC] SD1_CMD/GPIO65 AD32
(H) [NC] SD1_D0/GPIO66 AC29
(H) [NC] SD1_D1/GPIO67 AD30
(H) [NC] SD1_D2/GPIO68 AD31
(H) [NC] SD1_D3/GPIO6 AC30
SDIO 2 (VSD2)
SD2_CLK/SPI1_CLK/GPIO134 N2 NFC_SPI_CLK
(H) SD2_CMD/SPI1_DI/GPIO135 L1 NFC_SPI_MI
(H) SD2_D0/SPI1_DO/GPIO136 M2 NFC_SPI_MO
(H) SD2_D1/SE_GPIO7/GPIO137 M4 NFC_IRQ
(H) SD2_D2/SE_GPIO8/GPIO138 L4 NFC_RSTB
(H) SD2_D3/SPI1_CSN/GPIO139 L2 NFC_SPI_CSB
SIM 0 (VSIM0)
SIMCLK0/GPIO157 D7 SIM0_CLK [21]
SIMDAT0/U1TXDG1/GPIO158 E7 SIM0_DA [21]
SIMRST0/U1RXDG1/GPIO159 D6 SIM0_RST [21]
ESIM (NC)
NC_ESIM_CLK C7
NC_ESIM_DAT D8
NC_ESIM_RST E6
SIM 1 (VSIM1)
SIMCLK1/GPIO160 B8 SIM1_CLK [21]
SIMDAT1/GPIO161 B7 SIM1_DA [21]
SIMRST1/GPIO162 C6 SIM1_RST [21]
SIM 2 (VSIM2)
SIMCLK2/SCL4/SE_GPIO11/GPIO154 E8 I2C4_SCL [15,18]
SIMDAT2/SDA4/SE_GPIO12/GPIO155 E9 I2C4_SDA [15,18]
SIMRST2/CLK_AUX1/SE_GPIO13/GPIO156 C9 AUDIO_EN_GPIO156 [14]
IIS 0 (VIO1V8)
[NC] IIS0DI/GPIO56 AE30 GPIO56_RST
[NC] IIS0DO/GPIO57 AE29
[NC] IIS0CLK/GPIO58 AG29
[NC] IIS0LRCK/GPIO59 AF29 GPIO59_PWD
IIS 1 (VIO1V8)
IIS1DI/SE_GPIO0/EXTINT13/GPIO130 C29 FTID_INT [17]
IIS1DO/SE_GPIO1/CM4_GPIO3G0/GPIO131 D30 FTID_RSTN [17]
IIS1CLK/SE_GPIO2/CM4_GPIO4G0/GPIO132 D29 CAMERA_FLASH_EN [16]
IIS1LRCK/SE_GPIO3/EXT_XTL_EN1/GPIO133 E30 CAMERA_TORCH_EN [16]
T2109
UART 0 (VIO1V8)
(H) U0TXD/EXT_XTL_EN2/GPIO60 AA31 BB_U0TXD [19]
(H) U0RXD/EXT_XTL_EN3/GPIO61 AA32 BB_U0RXD [19]
U0CTS/PWMCG0/GPIO62 AC31 VDDCAMCORE_EN
U0RTS/SE_GPIO6/GPIO63 AB31
UART 1 (VIO1V8)
(H) DNU U1TXDG0 AA29 BB_U1TXD [19]
(H) U1RXDG0/PPSG1/GPIO71 AA28 BB_U1RXD [19] GPIO71
UART 2 (VIO1V8)
U2TXDG0/SE_GPIO4/GPIO72 AA27
U2RXDG0/SE_GPIO5/GPIO73 AB27
UART 4 (VIO1V8)
[NC] U4TXD/GPIO17 AF32
[NC] U4RXD/GPIO18 AG32
[NC] U4CTS/GPIO34 AG30
[NC] U4RTS/GPIO35 AH30
UART 5 (VIO1V8)
[NC] U5TXD/SCL5/GPIO38 AH31 VDDCAMA_EN_GPIO38
[NC] U5RXD/SDA5/GPIO39 AG31 VDDCAMD_EN_GPIO39
U2100-C
ASIC-SC9863A-774-0.4
INTERFACE 3 of 6
A TO D INTERFACE (VIO1V8)
[5] ADI_SCLK R4 ADI_SCLK
[5] ADI_D T2 ADI_D
[5] AUD_SCLK W2 AUD_SCLK/IIS2CLK
[5] AUD_ADSYNC U1 AUD_ADSYNC
[5] AUD_ADD0 V2 AUD_ADD0/IIS2DI
[5] AUD_DASYNC T1 AUD_DASYNC/IIS2LRCK
[5] AUD_DAD0 R3 AUD_DAD0/IIS2DO
[5] AUD_DAD1 R5 AUD_DAD1
[5,6]VDDARM_EN U2 DCDCARM_EN
[5] XTL_BUF_EN1 W1 XTL_BUF_EN1
[5] XTL_BUF_EN2 Y1 XTL_BUF_EN2 [NC]
[5] EXT_RST_B V4 EXT_RST_B
[5] ANA_INT U4 ANA_INT
[5] CHIP_SLEEP V3 CHIP_SLEEP
[5] CLK_32K U5 CLK_32K
D TO A CLK26M
[5] PMU_26M_IN C5 CLK26M_OUT
CSI 0 M
[16] MCSI0M_DATA0_P L31 CSI0_DP0
[16] MCSI0M_DATA0_N L32 CSI0_DN0
MCSI0M_DATA1_P N29 CSI0_DP1
MCSI0M_DATA1_N N30 CSI0_DN1
[16] MCSI0M_CLK_P M31 CSI0_CKP0
[16] MCSI0M_CLK_N M30 CSI0_CKN0
CSI 0 S
[16] MCSI0S_DATA0_P P32 CSI0_DP2
[16] MCSI0S_DATA0_N N32 CSI0_DN2
[16] MCSI0S_DATA1_P R30 CSI0_DP3
[16] MCSI0S_DATA1_N R29 CSI0_DN3
[16] MCSI0S_CLK_P P30 CSI0_CKP1
[16] MCSI0S_CLK_N P31 CSI0_CKN1
CSI 1
[16] MCSI1_DATA0_P T31 CSI1_DP0
[16] MCSI1_DATA0_N T30 CSI1_DN0
[16] MCSI1_DATA1_P U29 CSI1_DP1
[16] MCSI1_DATA1_N U30 CSI1_DN1
[16] MCSI1_DATA2_P V31 CSI1_DP2
[16] MCSI1_DATA2_N V32 CSI1_DN2
[16] MCSI1_DATA3_P W30 CSI1_DP3
[16] MCSI1_DATA3_N W29 CSI1_DN3
[16] MCSI1_CLK_P T32 CSI1_CKP
[16] MCSI1_CLK_N U32 CSI1_CKN
CSI 2
MCSI2_DATA0_P Y32 CSI2_DP0 [NC]
MCSI2_DATA0_N Y31 CSI2_DN0 [NC]
MCSI2_DATA1_P W28 CSI2_DP1 [NC]
MCSI2_DATA1_N V28 CSI2_DN1 [NC]
MCSI2_CLK_P Y29 CSI2_CKP [NC]
MCSI2_CLK_N Y30 CSI2_CKN [NC]
CSI CTRL (VCAM)
[16] CAM_MCLK0 C2101 10pF R2132 51 H31 CMMCLK0/CLK_AUX2/GPIO42
[16] CAM_MCLK1 C2100 10pF R2133 51 H32 CMMCLK1/GPIO43
[16] CAM_PWDN0 J32 CMPD0/GPIO46
[16] CAM_PWDN1 H29 CMPD1/GPIO47
[16] CAM_PWDN2 G30 CMPD2/GPIO40
[16] CAM_RST0 J31 CMRST0/GPIO44
[16] CAM_RST1 H30 CMRST1/GPIO45
[16] CAM_RST2 G29 CMRST2/GPIO41
[16] I2C0_SCL E32 SCL0/GPIO48 (H)
[16] I2C0_SDA F32 SDA0/GPIO49 (H)
[16] I2C1_SCL F31 SCL1/EXTINT14G0/GPIO74 (H)
[16] I2C1_SDA G31 SDA1/EXTINT15G0/GPIO75 (H)
RF
RF_ISM_P C27 RF_ISM_P [22]
LC Close to BB
C2109 NC
27nH L2101
FM
FM_LANT A24 FM_ANT [14]
FM_SANT B25
GPS
PI Close to BB
L2100 3.6nH
GNSS_RF_IN D22 C2102 1.5pF GPS_RF_IN [22]
(VIO1V8)
(H) GNSS_LNA_EN/CM4_GPIO4G1/U6RXDG1/GPIO69 A29 GPS_LNA_EN [22]
TSEN
(H) T_DIG/CM4_GPIO3G1/U6TXDG1/GPIO77 E31
(VIO1V8) TSEN_VREFP F8 GPS_TSEN_VREFP [8]
TSEN_IN F9 GPS_TSEN_IN [8]
TSEN_VREFN F10 GPS_TSEN_VREFN [8]
C2105 100pF
C2106 1.0uF
C2103
Main GND
LVDSRF
LVDSRF0_DL_PRI_P G2 LVDS_DLP_P_RFA [8]
LVDSRF0_DL_PRI_N G3 LVDS_DLP_N_RFA [8]
LVDSRF0_DL_DIV_P F4 LVDS_DLD_P_RFA [8]
LVDSRF0_DL_DIV_N F3 LVDS_DLD_N_RFA [8]
[NC] LVDSRF1_DL_PRI_P E2 LVDS_DLP_P_RFB [8]
[NC] LVDSRF1_DL_PRI_N D2 LVDS_DLP_N_RFB [8]
[NC] LVDSRF1_DL_DIV_P E5 LVDS_DLD_P_RFB [8]
[NC] LVDSRF1_DL_DIV_N E4 LVDS_DLD_N_RFB [8]
1.04G/Lane For LVDSRF
LVDSRF0_UL_P H4 LVDS_ULP_P_RFA [8]
LVDSRF0_UL_N H5 LVDS_ULP_N_RFA [8]
[NC] LVDSRF1_UL_P F1 LVDS_ULP_P_RFB [8]
[NC] LVDSRF1_UL_N E1 LVDS_ULP_N_RFB [8]
LVDSRF_REXT H1
LVDSRF CTRL (VIO1V8)
LVDSRF0_ADCON/SE_GPIO9/GPIO4 F18
LVDSRF0_DACON/SE_GPIO10/GPIO5 F19
APCOUT
APCOUT0 C1 RF_PA_RAMP [9]
APCOUT1 C3 APC_APT [6]
[NC] APCOUT2 B2
CLK TEST
NC_CLKOUT_TEST_DPLL AD25
CLKOUT_TEST_MPLL M5
CLK IN
CLK26M_IN A3 AP_26M_IN [8]
WCN_CLK26M_IN H28
USB20
USB_DP K1 BB_USB_DP [5]
USB_DM K2 BB_USB_DM [5]
USB_REXT J2
DSI
DSI_DP0 AC4 MDSI_DATA0_P [15]
DSI_DN0 AC5 MDSI_DATA0_N [15]
DSI_DP1 AC1 MDSI_DATA1_P [15]
DSI_DN1 AC2 MDSI_DATA1_N [15]
DSI_DP2 AA4 MDSI_DATA2_P [15]
DSI_DN2 AA5 MDSI_DATA2_N [15]
DSI_DP3 Y2 MDSI_DATA3_P [15]
DSI_DN3 Y3 MDSI_DATA3_N [15]
DSI_CKP AA1 MDSI_CLK_P [15]
DSI_CKN AA2 MDSI_CLK_N [15]
DSI CTRL (VIO1V8)
LCM_RSTN/GPIO50 W5 LCM_RSTN [15]
LCM_FMARK/GPIO51 Y5 LCM_FMARK [15]

SIM card 1 hot plug dedicated pin

SIM card 2 hot plug dedicated pin

TF card hot plug dedicated pin

DSP JTAG

FS175 ADDED

SC9863A Pin J4 must supply with power(such as VDD1V85) if want use SDIO2.

		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

POWER



Pin J11&K11:compatible with SC9832E

SC9863A:Pin J11&K11 NC,Pin G7&J7 AVDD1V8

SC9832E:Pin J11&K11 AVDD1V8,Pin G7&J7 NC

Pin AA17:

SC9863A:Pin AA17 connect to AVDD1V8

SC9832E:Pin AA17 NC

VSD2 must supply with power if SDIO2 IO is used.

GND



		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

MEMORY


U2100-B
ASIC-SC9863A-774-0.4
MEMORY Order by LP3 (LP3/LP4x/D.LP4)
2 of 6
EMD[00:31]
DATA LANE 0
EMD00 AL21 EMDQ0/EMDQ13_A/EMDQ15_A
EMD01 AH19 EMDQ1/EMDQ15_A/EMDQ8_A
EMD02 AK20 EMDQ2/EMDMI1_A/EMDMI1_A
EMD03 AJ19 EMDQ3/EMDQ14_A/EMDQ9_A
EMD04 AL19 EMDQ4/EMDQ11_A/EMDQ14_A
EMD05 AJ18 EMDQ5/EMDQ12_A/EMDQ10_A
EMD06 AK18 EMDQ6/EMDQ10_A/EMDQ13_A
EMD07 AL17 EMDQ7/EMDQ9_A/EMDQ12_A
[7] EMDQM0 AH18 EMDM0/EMDQ8_A/EMDQ11_A
[7] EMDQS0_P AG17 EMDQS0_T/EMDQS1_T_A/EMDQS1_T_A
[7] EMDQS0_N AF17 EMDQS0_C/EMDQS1_C_A/EMDQS1_C_A
DATA LANE 1
EMD08 AL14 EMDQ8/EMDQ8_B/EMDQ11_B
EMD09 AK13 EMDQ9/EMDQ10_B/EMDQ13_B
EMD10 AJ13 EMDQ10/EMDQ12_B/EMDQ12_B
EMD11 AL12 EMDQ11/EMDQ11_B/EMDMI1_B
EMD12 AJ12 EMDQ12/EMDQ14_B/EMDQ9_B
EMD13 AH12 EMDQ13/EMDQ15_B/EMDQ14_B
EMD14 AK11 EMDQ14/EMDMI1_B/EMDQ8_B
EMD15 AL10 EMDQ15/EMDQ13_B/EMDQ15_B
[7] EMDQM1 AH13 EMDM1/EMDQ9_B/EMDQ10_B
[7] EMDQS1_P AJ15 EMDQS1_T/EMDQS1_T_B/EMDQS1_T_B
[7] EMDQS1_N AH15 EMDQS1_C/EMDQS1_C_B/EMDQS1_C_B
DATA LANE 2
EMD16 AH22 EMDQ16/EMDQ3_A/EMDMI0_A
EMD17 AK24 EMDQ17/EMDQ1_A/EMDQ0_A
EMD18 AH24 EMDQ18/EMDQ2_A/EMDQ6_A
EMD19 AL23 EMDQ19/EMDMI0_A/EMDQ1_A
EMD20 AJ22 EMDQ20/EMDQ5_A/EMDQ5_A
EMD21 AJ24 EMDQ21/EMDQ0_A/EMDQ7_A
EMD22 AK22 EMDQ22/EMDQ6_A/EMDQ2_A
EMD23 AJ21 EMDQ23/EMDQ4_A/EMDQ4_A
[7] EMDQM2 AH21 EMDM2/EMDQ7_A/EMDQ3_A
[7] EMDQS2_P AF21 EMDQS2_T/EMDQS0_T_A/EMDQS0_T_A
[7] EMDQS2_N AG21 EMDQS2_C/EMDQS0_C_A/EMDQS0_C_A
DATA LANE 3
EMD24 AJ6 EMDQ24/EMDQ5_B/EMDQ5_B
EMD25 AK7 EMDQ25/EMDQ3_B/EMDQ3_B
EMD26 AH4 EMDQ26/EMDQ4_B/EMDMI0_B
EMD27 AH6 EMDQ27/EMDQ6_B/EMDQ6_B
EMD28 AL6 EMDQ28/EMDQ2_B/EMDQ2_B
EMD29 AJ4 EMDQ29/EMDQ7_B/EMDQ7_B
EMD30 AL4 EMDQ30/EMDQ0_B/EMDQ0_B
EMD31 AK5 EMDQ31/EMDQ1_B/EMDQ1_B
[7] EMDQM3 AJ7 EMDM3/EMDMI0_B/EMDQ4_B
[7] EMDQS3_P AG8 EMDQS3_T/EMDQS0_T_B/EMDQS0_T_B
[7] EMDQS3_N AF8 EMDQS3_C/EMDQS0_C_B/EMDQS0_C_B
CMD CTRL ADDR
EMCK_T/EMCK_T_A/EMCLK_T_A AG23 EMCLK_P [7]
EMCK_C/EMCK_C_A/EMCLK_C_A AF23 EMCLK_N [7]
EMCKE0/EMCKE0_A/EMCKE0_A AF26 EMCKE0 [7]
EMCKE1/EMCKE1_A/EMCKE1_A AF25 EMCKE1 [7]
EMCS0_N/EMCS0_A/EMCS0_A AG26 EMCSN0 [7]
EMCS1_N/EMCS1_A/EMCS1_A AH25 EMCSN1 [7]
EMCA0/EMCA3_A/EMCA3_A AL27 EMA0 [7]
EMCA1/EMCA1_A/EMCA0_A AL25 EMA1 [7]
EMCA2/EMCA2_A/EMCA4_A AK28 EMA2 [7]
EMCA3/EMCA4_A/EMCA2_A AK26 EMA3 [7]
EMCA4/EMCA5_A/EMCA5_A AL29 EMA4 [7]
EMCA5/EMCA0_A/EMCA1_A AJ25 EMA5 [7]
EMCA6/NC/NC AH27 EMA6 [7]
EMCA7/NC/NC AJ28 EMA7 [7]
EMCA8/NC/NC AJ29 EMA8 [7]
EMCA9/NC/NC AK30 EMA9 [7]
FOR LP4x/LP4
NC/EMCK_T_B/EMCLK_T_B AG13
NC/EMCK_C_B/EMCLK_C_B AF13
NC/EMCKE0_B/EMCKE0_B AF10
NC/EMCKE1_B/EMCKE1_B AG11
NC/EMCS0_B/EMCS0_B AG10
NC/EMCS1_B/EMCS1_B AH9
NC/EMCA0_B/EMCA3_B AH10
NC/EMCA1_B/EMCA2_B AJ10
NC/EMCA2_B/EMCA4_B AL8
NC/EMCA3_B/EMCA5_B AK9
NC/EMCA4_B/EMCA1_B AJ9
NC/EMCA5_B/EMCA0_B AH7
EMRESET_N AK15
REF ZQ
EMVREF AK16 VREF
EMZQ AK31R2301 240 ¡À1%
EMMC (VEMMCIO)
EMMC_CLK/NF_RE/GPIO102 AH1 EMMC_CLK [7]
(H) EMMC_CMD/NF_RBN/GPIO99 AJ1 EMMC_CMD [7]
(H) EMMC_RST/NF_CEN1/GPIO107 AF1 EMMC_RST [7]
EMMC_DS/NF_DATA_3/GPIO105 AH2 EMMC_RCLK [7]
(H) EMMC_D0/NF_WPN/GPIO98 AG2 EMMC_D0 [7]
(H) EMMC_D1/NF_DQS/GPIO108 AF3 EMMC_D1 [7]
(H) EMMC_D2/NF_DATA_6/GPIO109 AJ2 EMMC_D2 [7]
(H) EMMC_D3/NF_DATA_7/GPIO106 AK2 EMMC_D3 [7]
(H) EMMC_D4/NF_DATA_5/GPIO104 AG3 EMMC_D4 [7]
(H) EMMC_D5/NF_DATA_4/GPIO103 AF4 EMMC_D5 [7]
(H) EMMC_D6/NF_CLE/GPIO100 AF2 EMMC_D6 [7]
(H) EMMC_D7/NF_ALE/GPIO101 AK3 EMMC_D7 [7]
NAND (VIO_NAND)
NAND IO IS all WPU after reset
(H) SPI3_DO/NF_DATA_0/GPIO141 AE1 CAMERA_FLASH_SYNC
(H) SPI_TE/NF_DATA_1/GPIO76 AE5
(H) SPI3_CSN/NF_DATA_2/U6TXDG0/GPIO143 AE2 LCM_ID
(H) SPI3_DI/NF_CEN0/GPIO140 AE4 VDDCAMA_EN
(H) SPI3_CLK/NF_WEN/U6RXDG0/GPIO142 AD3
NOTE: using alternate to change order by LP4x

		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

MAIN MIC



RECEIVER



3.5mm Ear Jack



Ear Jack suggest support:

Earphone	Pin 4 & Pin 5
Plug in	Connect
Pull out	Disconnect

L,R,GND,MIC **CTIA**

TVS3125 is reserved for better ESD defense of FM_ANT IO

SPEAKER



HEAD MIC



		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:

5.5"FHD LCM(4lane MIPI)









LCD & TP share

Pin	NET
01	LED_A
02	LED_K1
03	LED_K2
04	GND
05	PWM
06	TE
07	TE1
08	RESET
09	ID PIN (0V)
10	IOVCC(1.8V)
11	NC(MTP)
12	VSP(+5V)
13	VSN(-5V)
14	GND
15	GND
16	DATA_3P
17	DATA_3N
18	GND
19	DATA_2P
20	DATA_2N
21	GND
22	CLK_P
23	CLK_N
24	GND
25	DATA_1P
26	DATA_1N
27	GND
28	DATA_0P
29	DATA_0N
30	GND



Rated voltage >=50V
X5R or X7R

Iled=0.2V/4.7ohm=42mA

Notice:
2x7LED
SGM3732 :VFB=200mV
ALL:Iout=VFB/Rsense



5.5" COF CTP



	FT5346DQQ
SIZE	1.0 x 6.0 x 4.2
1	GND
2	CTP_SDA
3	CTP_SCL
4	CTP_RST
5	CTP_INT
6	VCC
7	VCCIO
8	GND

		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT:
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

ºóÖ÷Éã£¬¾ÓÖÐ·ÅÖÃ



ZIF ĐÂ¶¨Òå

¸ ± É ã



Ç°Éã



ZIF ĐÂ¶¨Òå



Torch mode: Vfb=47mV,,,Itorch=47mV/0.36ohm=130mA

Flash mode: Vfb=1.26*10.2K/56k=0.2295V,,,Iflash=0.2295V/0.36ohm=637mA

8M Sensor(OV8856-GA4A)

Pin	NET	Pin	NET
01	DGND	30	NC-AFGND
02	DOVDD	29	NC-AFVDD
03	DVDD	28	AVDD
04	DGND	27	AGND
05	MDP0	26	NC-PWDN
06	MDN0	25	RESET
07	DGND	24	SCL
08	MCP	23	SDA
09	MCN	22	DGND
10	DGND	21	NC-FLASH
11	MDP1	20	MCLK
12	MDN1	19	DGND
13	DGND	18	NC-MDN3
14	NC-MDP2	17	NC-MDP3
15	NCMDN2	16	DGND

		TITLE & REV:
		DOCUMENT NO:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

Accelerometer&GYRO: ICM-20600



7bit IIC ADDRESS

7A20: 0X18(pin1½ÓµØ)
DA218-B£º0X27
MC3416-P£º0X4C(pin1½ÓµØ)
STK8BA53£º0X18

7bit IIC ADDRESS

ICM20600: 0X69(pin1½Ó¸ß)

ALS & PROX



7bit IIC ADDRESS

STK series: 0X47

HALL

FingerPrint ID





TITLE & REV:

DOCUMENT NO.:

DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

BATTERY



Switching charger



		R6107	C6103	C6106	C6108	R0306	R0307	
	Max1.5A 5415E	56 mohm	1uf 25V	22uf 6.3V	2.2uf 6.3V	NF	0 ohm	OVP
	Max2.25A 5425E	47 mohm	10uf 25V	22uf 6.3V	2.2uf 6.3V	NF	0 ohm	OVP
default	1A~2.5A ETA6937	0 ohm	1uf 25V	10uf 25 V	1uf 6.3V	0 ohm	NF	no OVP

USB CHARGE/700mA





TITLE & REV:

DOCUMENT NO.:

DESIGNER:
DATED:
DEPARTMENT:
Hardware DEPT.

EQA:
DATED:
COMPANY:
Spreadtrum communications, Inc.

APPROVED:
DATED:

CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



USB Connector



MARK POINT



Test Points



SharkL3 strapping pin

Ball name	Signal name in boot code	Value	Descriptions	Default vale
U1TXD	USB_DLOAD_EN	0	USB download(no time out)	1(ie=1,wpu)
		1	UART download(Default)	
AUD_DAD1	ARM_BOOT_MD0	000	Reserved	111(ie=1,wpu) (MSB:md2 LSB:md0)
		001	TLC NAND Toggle	
		010	MLC/SLC NAND Flash(ONFI)	
AUD_DAD0	ARM_BOOT_MD1	011	SD boot (no time out)	
		100	MLC/SLC NAND Flash(Toggle)	
ADI_SCLK	ARM_BOOT_MD2	101	TLC NAND ONFI(Hynix/ Toshiba/Sandisk)	
		110	Reserved	
		111	eMMC boot	

		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

Volume Key

Volume- Key;Location:Down



Volume+ Key;Location:Up



Spport two keys 7S reset ,also support single key(PBINT) 7S reset with SC2721

Two keys Reset :EXTRSTN+PBINT

RGB LEDs

POWER KEY



		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:





SDIO3.0 Interface Up to SDR104







		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

WIFI&BT&GPS ANT



Need keepout

26M TCXO reserved

WIFI/BT SAW



GPS SAW LNA



Wide supply voltage range:1.6V-2.8V

2uA when EN=Low
8mA when EN=High

		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



ANT



		TITLE & REV:
		DOCUMENT NO.:
DESIGNER:	DATED:	DEPARTMENT: Hardware DEPT.
EQA:	DATED:	COMPANY: Spreadtrum communications, Inc.
APPROVED:	DATED:	CONFIDENTIAL AND PROPRIETARY