

EG96-NAX Hardware Design

LTE Standard Module Series

Version: 1.0.0

Date: 2024-01-17

Status: Preliminary





At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China Tel: +86 21 5108 6236 Email: <u>info@guectel.com</u>

Or our local offices. For more information, please visit: http://www.guectel.com/support/sales.htm.

For technical support, or to report documentation errors, please visit: <u>http://www.quectel.com/support/technical.htm</u>. Or email us at: support@quectel.com.

Legal Notices

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an "as available" basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

Use and Disclosure Restrictions

License Agreements

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.



Trademarks

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

Third-Party Rights

This document may refer to hardware, software and/or documentation owned by one or more third parties ("third-party materials"). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

Privacy Policy

To implement module functionality, certain device data are uploaded to Quectel's or third-party's servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.


Disclaimer

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2024. All rights reserved.

Safety Information

The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any terminal or mobile incorporating the module. Manufacturers of the terminal should notify users and operating personnel of the following safety information by incorporating these guidelines into all manuals of the product. Otherwise, Quectel assumes no liability for customers' failure to comply with these precautions.



Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.

Terminals or mobiles operating over radio signal and cellular network cannot be guaranteed to connect in certain conditions, such as when the mobile bill is unpaid or the (U)SIM card is invalid. When emergency help is needed in such conditions, use emergency call if the device supports it. In order to make or receive a call, the terminal or mobile must be switched on in a service area with adequate cellular signal strength. In an emergency, the device with emergency call function cannot be used as the only contact method considering network connection cannot be guaranteed under all circumstances.



The terminal or mobile contains a transceiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV sets, radios, computers or other electric equipment.



In locations with explosive or potentially explosive atmospheres, obey all posted signs and turn off wireless devices such as mobile phone or other terminals. Areas with explosive or potentially explosive atmospheres include fueling areas, below decks on boats, fuel or chemical transfer or storage facilities, and areas where the air contains chemicals or particles such as grain, dust or metal powders.

About the Document

Revision History

Version	Date	Author	Description
-	2023-12-27	Falcon Li/Woping WANG/ Gavin LU	Creation of the document
1.0.0	2024-01-17	Falcon Li/Woping WANG/ Gavin LU	Preliminary

Contents

Saf	ety Ir	nformat	on	3
Abo	out th	ne Docu	ment	4
Tab	le In	dex		8
Fig	ure Ir	ndex		10
1	Intro	oductio	۱	12
2	Proc	duct Ov	erview	13
	2.1.	Frec	uency Bands and Functions	13
	2.2.	Key	Features	14
	2.3.	Pin /	Assignment	16
	2.4.	Pin I	Description	17
	2.5.	EVB	Kit	22
3	Ope	rating (Characteristics	23
	. 3.1.	•	rating Modes	
	3.2.	•	p Mode	
		3.2.1.	' UART Application Scenario	
		3.2.2.	USB Application Scenarios	
		3.2	.2.1. USB Application with USB Remote Wakeup Function	
		3.2	.2.2. USB Application with USB Suspend/Resume and MAIN_RI Function	
		3.2	.2.3. USB Application without USB Suspend Function	
	3.3.	Airp	ane Mode	27
	3.4.	Pow	er Supply	28
		3.4.1.	Power Supply Pins	28
		3.4.2.	Reference Design for Power Supply	28
		3.4.3.	Voltage Stability Requirements	29
		3.4.4.	Power Supply Voltage Monitoring	30
	3.5.	Turr	-On	30
		3.5.1.	Turn-On with PWRKEY	30
	3.6.	Turr	-Off	32
		3.6.1.	Turn-Off with PWRKEY	32
		3.6.2.	Turn-Off with AT Command	33
	3.7.	Res	et	33
4	Арр	lication	Interfaces	36
	4.1.	USE	Interface	36
	4.2.	USE	_BOOT	37
	4.3.	USI	/I Interfaces	39
	4.4.	UAF	Ts	41
	4.5.	PCN	1 and I2C Interfaces	43
	4.6.	ADC	Interface	46

	4.7. SPI	I	
	4.8. Indi	ication Signals	
	4.8.1.	Network Status Indication	
	4.8.2.	STATUS	48
	4.8.3.	MAIN_RI	
5	RF Specifi	cations	
	5.1. Cel	llular Network	
	5.1.1.	Antenna Interface & Frequency Bands	50
	5.1.2.	Antenna Tuner Control Interface	
	5.1.3.	Transmitting Power	51
	5.1.4.	Receiver Sensitivity	52
	5.1.5.	Reference Design	52
	5.2. GN	ISS (Optional)	53
	5.2.1.	Antenna Interface & Frequency Bands	
	5.2.2.	GNSS Performance	
	5.2.3.	Reference Design	
	5.2	2.3.1. GNSS Active Antenna	
	-	2.3.2. GNSS Passive Antenna	
		Routing Guidelines	
		quirements for Antenna Design	
	5.5. RF	Connector Recommendation	59
6	Electrical (Characteristics and Reliability	
	6.1. Abs	solute Maximum Ratings	
		wer Supply Ratings	
		wer Consumption	
	0	ital I/O Characteristics	
		D Protection	
	6.6. Ope	erating and Storage Temperatures	65
7	Mechanica	al Information	66
		chanical Dimensions	
	7.2. Red	commended Footprint	68
	7.3. Top	o and Bottom Views	
8			
-	Storage, M	Ianufacturing & Packaging	70
-	- ·	Ianufacturing & Packaging	
J	8.1. Sto		70
-	8.1. Sto 8.2. Mai 8.3. Pac	orage Conditions nufacturing and Soldering ckaging Specification	
-	8.1. Sto 8.2. Mai 8.3. Pac 8.3.1.	orage Conditions nufacturing and Soldering ckaging Specification Carrier Tape	
	8.1. Sto 8.2. Mai 8.3. Pac 8.3.1. 8.3.2.	orage Conditions nufacturing and Soldering ckaging Specification Carrier Tape Plastic Reel	
	8.1. Sto 8.2. Mar 8.3. Pac 8.3.1. 8.3.2. 8.3.3.	orage Conditions nufacturing and Soldering ckaging Specification Carrier Tape Plastic Reel Mounting Direction	
	8.1. Sto 8.2. Mai 8.3. Pac 8.3.1. 8.3.2.	orage Conditions nufacturing and Soldering ckaging Specification Carrier Tape Plastic Reel	



10 W	/aring7	9
------	---------	---

Table Index

Table 1: Brief Introduction	13
Table 2: Frequency Bands and Functions	13
Table 3: Key Features	14
Table 4: Parameter Definition	17
Table 5: Pin Definition	17
Table 6: Operating Modes Overview	23
Table 7: VBAT and GND Pins	28
Table 8: Pin Definition of PWRKEY	30
Table 9: Pin Definition of RESET_N	34
Table 10: Pin Definition of USB Interface	
Table 11: Pin Definition of USB_BOOT	38
Table 12: Pin Definition of USIM Interfaces	39
Table 13: UART Information	41
Table 14: Pin Definition of Main UART	41
Table 15: Pin Definition of Main UART	42
Table 16: Pin Definition of PCM Interface	45
Table 17: Pin Definition of I2C Interface	45
Table 18: Pin Definition of ADC Interface	46
Table 19: Characteristics of ADC Interface	46
Table 20: Pin Definition of SPI	47
Table 21: Pin Definition of Indication Signals	47
Table 22: Network Status Indication Pin Level and Module Network Status	48
Table 23: MAIN_RI Level and Module Status	49
Table 24: Pin Definition of Cellular Antenna Interface	50
Table 25: Operating Frequency (Unit: MHz)	50
Table 26: Pin Definition of GRFC Interface	51
Table 27: Truth Table of GRFC Interfaces (Unit: MHz)	
Table 28: RF Transmitting Power	51
Table 29: Pin Definition of GNSS Antenna Interface	53
Table 30: GNSS Frequency (Unit: MHz)	53
Table 31: GNSS Performance	54
Table 32: Requirements for Antenna Design	58
Table 33: Absolute Maximum Ratings	62
Table 34: Module's Power Supply Ratings	62
Table 35: Power Consumption	63
Table 36: VDD_EXT I/O Characteristics (Unit: V)	64
Table 37: USIM Low/High-voltage I/O Characteristics (Unit: V)	64
Table 38: ESD Characteristics (Temperature: 25–30 °C, Humidity: 40 ±5 %; Unit: kV)	64
Table 39: Operating and Storage Temperatures (Unit: °C)	65
Table 40: Recommended Thermal Profile Parameters	72
Table 41: Carrier Tape Dimension Table (Unit: mm)	73

Table 42: Plastic Reel Dimension Table (Unit: mm)	74
Table 43: Related Documents	76
Table 44: Terms and Abbreviations	76

Figure Index

Figure 1: Functional Diagram	错误!	未定义书签。
Figure 2: Pins Assignment (Top View)		
Figure 3: Module Power Consumption in Sleep Mode		
Figure 4: Block Diagram of UART Application in Sleep Mode		
Figure 5: Block Diagram of Application with USB Remote Wakeup Function in Sleep	Mode	25
Figure 6: Block Diagram of Application with RI Function in Sleep Mode		
Figure 7: Block Diagram of Application without USB Suspend Function in Sleep Mode	е	
Figure 8: Reference Design of Power Input		
Figure 9: Reference Design of Power Supply		
Figure 10: Reference Design of Turn-On with Driving Circuit		
Figure 11: Reference Design of Turn-On with Button		31
Figure 12: Timing of Turn-On with PWRKEY		32
Figure 13: Timing of Turn-Off with PWRKEY		
Figure 14: Reference Design of Reset with Driving Circuit		
Figure 15: Reference Design of Reset with Button		34
Figure 16: Timing of Reset		
Figure 17: Reference Design of USB Interface		37
Figure 18: Reference Design of USB_BOOT		
Figure 19: Timing of Entering Forced Download Mode		
Figure 20: Reference Design of USIM Interfaces with an 8-pin USIM Card Connector	ŕ	40
Figure 21: Reference Design of USIM Interfaces with a 6-pin USIM Card Connector.		40
Figure 22: Reference Design of UART with a Level-shifting Chip (Main UART)		
Figure 23: Reference Design of UART with Transistor Circuit (Main UART)		43
Figure 24: Timing of Short Frame Mode		
Figure 25: Timing of Long Frame Mode		44
Figure 26: Reference Design of PCM and I2C Interfaces		
Figure 27: Reference Design of SPI with a Level-Shifting Chip		
Figure 28: Reference Design of Network Status Indication		48
Figure 29: Reference Design of STATUS		
Figure 30: Reference Design of Main Antenna and Diversity Antenna		52
Figure 31: Reference Design of GNSS Active Antenna		
Figure 32: Reference Design of GNSS Passive Antenna		
Figure 33: Microstrip Design on a 2-layer PCB		57
Figure 34: Coplanar Waveguide Design on a 2-layer PCB		
Figure 35: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Gro	ound)	
Figure 36: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Gro	ound)	
Figure 37: Dimensions of the Receptacle (Unit: mm)		60
Figure 38: Specifications of Mated Plugs (Unit: mm)		60
Figure 39: Space Factor of the Mated Connectors (Unit: mm)		61
Figure 40: Top and Side Dimensions		66
Figure 41: Bottom Dimensions		

Figure 42: Recommended Footprint	68
Figure 43: Top & Bottom Views of the Module	69
Figure 44: Recommended Reflow Soldering Thermal Profile	71
Figure 45: Carrier Tape Dimension Drawing (Unit: mm)	
Figure 46: Plastic Reel Dimension Drawing	74
Figure 47: Mounting Direction	74
Figure 48: Packaging Process	75

1 Introduction

This document describes the EG96-NAX module features, performance, and air interfaces and hardware interfaces connected to your applications. The document provides a quick insight into interface specifications, RF performance, electrical and mechanical specifications, and other module information, as well.

2 Product Overview

The module is an SMD module with compact packaging.

Table 1: Brief Introduction

Item	Description
Packaging type	LGA
Pin counts	102 pins
Dimensions	(26.5 ±0.2) mm x (22.5 ±0.2) mm x (2.3 ±0.2) mm
Weight	3.8 g

2.1. Frequency Bands and Functions

Table 2: Frequency Bands and Functions

Technology	EG96-NAX
LTE-FDD	B2/B4/B5/B12/B13/B66/B71
GNSS (Optional)	GPS, GLONASS, BDS, Galileo, QZSS

2.2. Key Features

Table 3: Key Features

Feature	Capability
Supply Voltage	 3.3-4.3 V Typ.: 3.8 V
SMS	 Text and PDU mode Point-to-point MO and MT SMS cell broadcast SMS storage: ME by default
USB Interface	 One USB interface Complies with USB 2.0 specification (slave mode only) Data rate: up to 480 Mbps Use: AT command communication, data transmission, GNSS NMEA sentence output, software debugging, firmware upgrade and voice over USB USB serial drivers under Windows 8/8.1/10/11, Linux 2.6–6.5 and Android 4.x–13.x systems
USIM Interfaces	 Two USIM interfaces 1.8 V and 3.0 V Dual SIM Single Standby
UARTs	 Two UARTs Main UART: Use: AT command communication and data transmission Baud rates reach up to 921600 bps, 115200 bps by default RTS and CTS hardware flow control Debug UART: Use: Linux console, log output and software debugging Baud rate: 115200 bps
Audio Features	 One digital audio interface LTE: AMR and AMR-WB Echo cancellation and noise suppression
PCM Interface	 Use: audio data transmission between the module and the external codec 16-bit linear data format Long and short frame synchronization Master and slave modes (but must be in master mode for long frame synchronization)
SPI	 One SPI Master mode only One-to-one connection, without chip selection Clock rate: up to 50 MHz



Network Indication	NET_STATUS:Use: network activity status indication
AT Commands	 Complies with the AT commands defined in <i>3GPP TS 27.007</i> and <i>3GPP TS 27.005</i> Complies with Quectel enhanced AT commands
Rx-diversity	LTE Rx-diversity
Antenna Interfaces	 One main antenna interface (ANT_MAIN) One Rx-diversity antenna interface (ANT_DRX) One GNSS antenna interface (ANT_GNSS) 50 Ω characteristic impedance
Transmitting Power	• LTE-FDD: Class 3 (23 dBm ±2 dB)
LTE Features	 Complies with 3GPP Rel-8 specification Max. LTE category: Cat 4 1.4/3/5/10/15/20 MHz RF bandwidths Modulations: DL: QPSK, 16QAM and 64QAM UL: QPSK, 16QAM LTE-FDD max. data rates: 150 Mbps (DL)/50 Mbps (UL)
GNSS Features (Optional)	 GPS, GLONASS, BDS, Galileo and QZSS Complies with NMEA 0183 protocol The data update rate is 1 Hz by default and 10 Hz maximally
Internet Protocol Features	 Complies with TCP, UDP, PPP, NTP, NITZ, FTP, HTTP, PING, QMI, CMUX, HTTPS, FTPS, SSL, FILE, MQTT, MMS, SMTP and SMTPS protocols PAP and CHAP for PPP connections
Temperature Ranges	 Normal operating temperature ¹: -35 °C to +75 °C Extended operating temperature ²: -40 °C to +85 °C Storage temperature: -40 °C to +90 °C
Firmware Upgrade	USB 2.0 interfaceDFOTA
RoHS	All hardware components are fully compliant with EU RoHS directive

¹ Within this range, the module's indicators comply with 3GPP specification requirements.

 $^{^2}$ Within this range, the module retains the ability to establish and maintain functions such as voice and SMS, without any unrecoverable malfunction. Radio spectrum and radio network remain uninfluenced, whereas the value of one or more parameters, such as P_{out}, may decrease and fall below the range of the 3GPP specified tolerances. When the temperature returns to the normal operating temperature range, the module's indicators will comply with 3GPP specification requirements again.

2.3. Pin Assignment




Figure 1: Pins Assignment (Top View)

NOTE

- 1. Keep all RESERVED and unused pins unconnected.
- 2. Ensure that the pull-up power supply of the module's pins is VDD_EXT or controlled by VDD_EXT, and there is no current sink on the module's pins before the module turns on. For more details, contact Quectel Technical Support.

2.4. Pin Description

Table 4: Parameter Definition

Parameter	Description
AI	Analog Input
AIO	Analog Input/Output
DI	Digital Input
DO	Digital Output
DIO	Digital Input/Output
OD	Open Drain
PI	Power Input
PO	Power Output

DC characteristics include power domain and rated current.

Table	5:	Pin	Definition
-------	----	-----	------------

Power Supply					
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment
VBAT_BB	32, 33	PI	Power supply for the module's BB part	Vmax = 4.3 V	It must be provided with sufficient current up to 0.8 A. A test point is recommended to be reserved.
VBAT_RF	52, 53	PI	Power supply for the module's RF part	Vmin = 3.3 V Vnom = 3.8 V	It must be provided with sufficient current up to 1.8 A in a burst transmission. A test point is recommended to be reserved.
VDD_EXT	29	PO	Provide 1.8 V for external circuit	Vnom = 1.8 V Iomax = 50 mA	Power supply for external GPIO's pull-up



					circuits. A test point is recommended to be reserved.
GND	3, 31	1, 47, 48	8, 50, 54, 55, 58, 59, 61, 62	2, 67–74, 79–82, 89–9	91, 100–102
Turn On/Off					
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment
PWRKEY	15	DI	Turn on/off the module		The output voltage is 0.8 V because of the diode drop in the baseband chipset. A test point is recommended to be reserved.
RESET_N	17	DI	Reset the module	Vnom = 1.8 V V _{IH} max = 2.1 V V _{IH} min = 1.3 V V _{IL} max = 0.5 V	A test point is recommended to be reserved if unused.
Indication Inter	faces				
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment
STATUS	20	DO	Indicate the module's operation status		If unused, keep them
NET_STATUS	21	DO	Indicate the module's network activity status	- VDD_EXT	open.
USB Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment
USB_VBUS	8	AI	USB connection detect	Vmax = 5.25 V Vmin = 3.0 V Vnom = 5.0 V	A test point must be reserved.
USB_DP	9	AIO	USB 2.0 differential data (+)		Require differential impedance of 90 Ω .
USB_DM	10	AIO	USB 2.0 differential data (-)		Test points must be reserved.
USIM Interfaces	5				
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment
USIM1_VDD	43	PO	USIM1 card power	I _o max = 50 mA	Either 1.8 V or 3.0 V is

		supply	Low-voltage: Vmax = 1.9 V Vnom = 1.8 V Vmin = 1.7 V	supported by the module automatically.
			High-voltage: Vmax = 3.05 V Vnom = 2.85 V Vmin = 2.7 V	
45	DIO	USIM1 card data	-	
46	DO	USIM1 card clock	USIM1_VDD	
44	DO	USIM1 card reset		
42	DI	USIM1 card hot-plug detect	VDD_EXT	lf unused, keep it open.
87	PO	USIM2 card power supply	Iomax = 50 mA Low-voltage: Vmax = 1.9 V Vnom = 1.8 V Vmin = 1.7 V High-voltage: Vmax = 3.05 V Vnom = 2.85 V Vmin = 2.7 V	Either 1.8 V or 3.0 V is supported by the module automatically.
86	DIO	USIM2 card data	-	
84	DO	USIM2 card clock	USIM2_VDD	If unused, keep them
85	DO	USIM2 card reset		open.
83	DI	USIM2 card hot-plug detect	VDD_EXT	
Pin No.	I/O	Description	DC Characteristic	Comment
36	DO	Clear to send signal from the module		If unused, keep it open. Connect to the MCU's
			VDD_EXT	CTS.
	46 44 42 87 87 86 86 84 85 83 83 83	46DO44DO42DI42PO87PO86DIO84DO85DO83DI83DI83DI	45DIOUSIM1 card data46DOUSIM1 card clock44DOUSIM1 card reset42DIUSIM1 card not-plug detect87POUSIM2 card power86DIOUSIM2 card data84DOUSIM2 card data84DOUSIM2 card not-plug detect83DIUSIM2 card not-plug detect84DOUSIM2 card not-plug detect85DOUSIM2 card not-plug detect86DIOUSIM2 card not-plug detect87POUSIM2 card not-plug detect	Low-voltage: Vmax = 1.9 V Vmax = 1.7 VHigh-voltage: Vmax = 3.05 V Vmm = 2.7 V45DIOUSIM1 card data46DOUSIM1 card clockUSIM1_VDD44DOUSIM1 card nesetUSIM1_VDD42DIUSIM1 card not-plug detectVDD_EXT43DIUSIM2 card power supplyIomax = 50 mA44DOUSIM2 card power supplyHigh-voltage: Vmax = 1.9 V Vnom = 1.8 V Vmax = 1.9 V Vnom = 1.8 V Vmax = 1.9 V Vnom = 1.8 V Vmax = 1.9 V Vnom = 2.85 V Vmax = 2.05 V Vmax = 2.85 V Vman = 2.7 V46DIOUSIM2 card power supplyHigh-voltage: Vmax = 3.05 V Vmax = 2.85 V Vman = 2.7 V46DIOUSIM2 card clock detectUSIM2_VDD47DIUSIM2 card not-plug detectVDD_EXT484DOUSIM2 card hot-plug detectVDD_EXT485DIUSIM2 card not-plug detectVDD_EXT486DIUSIM2 card not-plug detectVDD_EXT487I/ODescriptionDC Characteristic488DIOClear to send signal from the moduleDC Characteristic



				_	RTS.
MAIN_RXD	34	DI	Main UART receive		
MAIN_DCD	38	DO	Main UART data carrier detect	-	If unused, keep them
MAIN_TXD	35	DO	Main UART transmit		open.
MAIN_RI	39	DO	Main UART ring indication	-	
MAIN_DTR	30	DI	Main UART data terminal ready		Pulled up by default. The pin can wake up the module in the low level. If unused, keep it open.
Debug UART					
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment
DBG_RXD	22	DI	Debug UART receive		Test points must be
DBG_TXD	23	DO	Debug UART transmit	VDD_EXT	reserved.
I2C Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment
I2C_SCL	40	OD	I2C serial clock (for external codec)	VDD_EXT	Externally pulled up to 1.8 V.
I2C_SDA	41	OD	I2C serial data (for external codec)		If unused, keep them open.
PCM Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment
PCM_SYNC	5	DIO	PCM data frame sync		Master mode: output. Slave mode: input.
PCM_CLK	4	DIO	PCM clock	VDD_EXT	If unused, keep them open.
PCM_DIN	6	DI	PCM data input	—	If unused, keep them
PCM_DOUT	7	DO	PCM data output	-	open.
RF Antenna Int	erface	S			
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment
ANT_MAIN	60	AIO	Main antenna interface		50 Ω impedance.

ANT_DRX	56	AI	Diversity antenna interface	50 Ω impedance. If unused, keep the		
ANT_GNSS	49	AI	GNSS antenna interface		open.	
Antenna Tuner	Contr	ol Inter	faces			
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment	
GRFC1	76	DO	Generic RF Controller		If unused, keep them	
GRFC2	77	DO	Generic RF Controller		open.	
SPI						
Pin Name	Pin No.	I/O	Description	DC Characteristic	Comment	
SPI_CLK	26	DO	SPI clock			
SPI_DIN	28	DI	SPI data input	VDD_EXT	If unused, keep them open.	
SPI_DOUT	27	DO	SPI data output			
ADC Interface						
Pin Name	Pin	I/O	Description	DC Characteristic	Comment	
	No.		·			
ADC	No. 24	AI	General-purpose ADC interface	Voltage range: 0.3 V to VBAT_BB	lf unused, keep it open.	
ADC Other Interface	24		General-purpose ADC	Voltage range:	lf unused, keep it open.	
	24		General-purpose ADC	Voltage range:	If unused, keep it open. Comment	
Other Interface	24 s Pin	AI	General-purpose ADC interface	Voltage range: 0.3 V to VBAT_BB		
Other Interface Pin Name	24 s Pin No.	AI I/O	General-purpose ADC interface Description Force the module into	Voltage range: 0.3 V to VBAT_BB DC Characteristic	Comment Cannot be pulled up before startup. A test point is recommended to be	
Other Interface Pin Name USB_BOOT	24 s Pin No. 75	AI I/O DI	General-purpose ADC interface Description Force the module into download mode	Voltage range: 0.3 V to VBAT_BB DC Characteristic	Comment Cannot be pulled up before startup. A test point is recommended to be reserve. Pulled up by default.	
Other Interface Pin Name USB_BOOT W_DISABLE#	24 s No. 75 18 19	AI I/O DI DI	General-purpose ADC interface Description Force the module into download mode Airplane mode control Application processor	Voltage range: 0.3 V to VBAT_BB DC Characteristic	Comment Cannot be pulled up before startup. A test point is recommended to be reserve. Pulled up by default. If unused, keep it open.	
Other Interface Pin Name USB_BOOT W_DISABLE# AP_READY	24 s No. 75 18 19	AI I/O DI DI DI	General-purpose ADC interface Description Force the module into download mode Airplane mode control Application processor	Voltage range: 0.3 V to VBAT_BB DC Characteristic	Comment Cannot be pulled up before startup. A test point is recommended to be reserve. Pulled up by default. If unused, keep it open.	
Other Interface Pin Name USB_BOOT W_DISABLE# AP_READY RESERVED Pin	24 s Pin No. 75 18 19 ns Pin I	AI I/O DI DI DI NO.	General-purpose ADC interface Description Force the module into download mode Airplane mode control Application processor	Voltage range: 0.3 V to VBAT_BB DC Characteristic	Comment Cannot be pulled up before startup. A test point is recommended to be reserve. Pulled up by default. If unused, keep it open.	

NOTE

- 1. Keep all RESERVED pins and unused pins unconnected.
- 2. BOOT_CONFIG pins (SPI_CLK, USB_BOOT, PCM_CLK, PCM_SYNC, GRFC1) cannot be pulled up before startup.

2.5. EVB Kit

Quectel supplies an evaluation board (UMTS<E EVB) with accessories to develop and test the module. For more details, see *document [1]*.

3 Operating Characteristics

3.1. Operating Modes


Table 6: Operating Modes Overview

Modes	Descriptions				
Full	Idle	The module remains registered on the network but has no data interaction with the network. In this mode, the software is active.			
Functionality Mode	Voice/Data	The module is connected to the network. In this mode, the power consumption is decided by network settings and data rates.			
Minimum Functionality Mode	AT+CFUN=0 can set the module to the minimum functionality mode without removing the power supply. In this mode, both USIM card and RF function are disabled.				
Airplane Mode	AT+CFUN=4 or W_DISABLE# can set the module to airplane mode. In this mode, RF function is disabled and all relevant AT commands are inaccessible.				
Sleep Mode	The module can still receive paging, SMS, voice call and TCP/UDP data from the network. In this mode, the power consumption will be reduced to an ultra-low level.				
Shutdown Mode		own the power supply. In this mode, software is not active. However, the y (for VBAT_RF and VBAT_BB) remains connected.			

NOTE

For more details about AT+CFUN, see document [2].

3.2. Sleep Mode



With DRX technology, power consumption of the module will be reduced to an ultra-low level.




NOTE DRX cycle values are transmitted over the wireless network.

3.2.1. UART Application Scenario

If the module communicates with the MCU via main UART, both the following preconditions should be met to set the module to sleep mode:

- Execute AT+QSCLK=1. See document [2] for details.
- Ensure MAIN_DTR is held high or is kept unconnected.





- Driving MAIN_DTR low with the MCU will wake up the module.
- When the module has a URC to report, MAIN_RI signal will wake up the MCU. See Chapter 4.8.3 for details about MAIN_RI.
- AP_READY will detect the sleep state of the MCU (It can be configured to high or low level detection via AT+QCFG="apready"). For details, see *document [3]*.

```
NOTE
```

Pay attention to the level match shown in the dotted line between the module and the MCU.

3.2.2. USB Application Scenarios

For the two situations ('USB application with USB remote wakeup function' and 'USB application with USB Suspend/Resume and RI function') below, three preconditions must be met to set the module to sleep mode:

- Execute AT+QSCLK=1.
- Ensure MAIN_DTR is held high or is kept unconnected.
- Ensure the host's USB bus, which is connected to the module's USB interface, enters Suspend state.

Sending data to the module through USB will wake up the module.

3.2.2.1. USB Application with USB Remote Wakeup Function

The host supports USB Suspend/Resume and remote wakeup function.




Figure 4: Block Diagram of Application with USB Remote Wakeup Function in Sleep Mode

When the module has a URC to report, the module will send remote wake-up signals through USB bus to wake up the host.

3.2.2.2. USB Application with USB Suspend/Resume and MAIN_RI Function

If the host supports USB Suspend/Resume, but does not support remote wakeup function, the MAIN_RI signal is needed to wake up the host.




Figure 5: Block Diagram of Application with RI Function in Sleep Mode

When the module has a URC to report, the module will wake up the host through MAIN_RI signal.

3.2.2.3. USB Application without USB Suspend Function

If the host does not support USB Suspend function, the following three preconditions must be met to set the module to sleep mode:

- Execute **AT+QSCLK=1**.
- Ensure MAIN_DTR is held high or is kept unconnected.
- Ensure USB_VBUS is disconnected via the external control circuit.






Figure 6: Block Diagram of Application without USB Suspend Function in Sleep Mode

Restoring the power supply of USB_VBUS will wake up the module.

NOTE

- 1. Pay attention to the level match shown in the dotted line between the module and the host.
- 2. For more details about the module power management application, see document [4].

3.3. Airplane Mode

When the module enters airplane mode, the RF function does not work and all AT commands related to the RF function are inaccessible. The following ways can be used to let the module enter airplane mode.

Hardware:

The W_DISABLE# pin is pulled up by default. Its control function for airplane mode is disabled by default, and **AT+QCFG="airplanecontrol",1** can be used to enable the function. Driving the pin low after its control function for airplane mode is enabled by AT command, which can make the module enter the airplane mode.

Software:

AT+CFUN=<fun> provides the choice of the functionality level through setting <fun> into 0, 1 or 4.

- **AT+CFUN=0:** Minimum functionality mode (disable USIM and RF functions).
- AT+CFUN=1: Full functionality mode (by default).
- AT+CFUN=4: Airplane mode (disable RF function).



NOTE

- 1. The execution of **AT+CFUN** does not affect GNSS function.
- 2. For details about AT+QCFG, see *document* [3].

3.4. Power Supply

3.4.1. Power Supply Pins

The module has four VBAT pins dedicate to connecting with the external power supply.

Table 7: VBAT and GND Pins

Pin Name	Pin No.	Description	Min.	Тур.	Max.	Unit
VBAT_BB	32, 33	Power supply for the module's BB part	3.3	3.8	4.3	V
VBAT_RF	52, 53	Power supply for the module's RF part	3.3	3.8	4.3	V
GND	3, 31, 47	7, 48, 50, 54, 55, 58, 59, 61, 62, 67–74, 79-	-82, 89-9	91, 100–10	2	

3.4.2. Reference Design for Power Supply

The performance of the module largely depends on the power supply design. The power supply of the module should be able to provide sufficient current of 2.0 A at least. If the voltage difference between input voltage and the supply voltage is small, it is suggested to use an LDO; if the voltage difference is big, a buck converter is recommended.

The following figure shows a reference design for +5 V input power supply. The designed output of the power supply is about 3.8 V and the maximum load current is 3.0 A.




Figure 7: Reference Design of Power Input

NOTE

To avoid corrupting the data in the internal flash, do not cut off the power supply to turn off the module when the module works normally. Only after turning off the module with PWRKEY or AT command can you cut off the power supply.

3.4.3. Voltage Stability Requirements

The power supply range of the module is from 3.3 V to 4.3 V. Ensure the input voltage never drops below 3.3 V.

To decrease the voltage drop, use a bypass capacitor of about 100 μ F with low ESR (ESR \leq 0.7 Ω), and reserve a multi-layer ceramic chip (MLCC) capacitor array with ultra-low ESR. Use three ceramic capacitors (100 nF, 33 pF,100 pF for VBAT_BB and 100 nF, 33 pF, 10 pF for VBAT_RF) for composing the MLCC array, and place these capacitors close to the VBAT pins. The main power supply from an external application should be a single voltage source and can be expanded to two sub paths routed as the star configuration. The width of VBAT_BB trace and VBAT_RF trace should be at least 1 mm and 2 mm respectively. As per design rules, the longer the VBAT trace is, the wider it should be.

To avoid the ripple and surge and ensure the stability of the power supply to the module, add a TVS component with V_{RWM} = 4.5 V, low clamping V_c and high reverse peak pulse current I_{pp} near the power supply.




Figure 8: Reference Design of Power Supply

3.4.4. Power Supply Voltage Monitoring

You can use AT+CBC to monitor and query the VBAT_BB voltage. For details, see document [2].

3.5. Turn-On

3.5.1. Turn-On with PWRKEY

Table 8: Pin Definition of PWRKEY

Pin Name	Pin No.	I/O	Description	Comment
PWRKEY	15	DI	Turn on/off the module	The output voltage is 0.8 V because of the diode drop in the baseband chipset. A test point is recommended to be reserved.

When the module is in turn-off state, it can be turned on by driving PWRKEY low for at least 500 ms. It is recommended to use an open drain/collector driver to control the PWRKEY. After STATUS outputs high-level voltage, the PWRKEY can be released.






Figure 9: Reference Design of Turn-On with Driving Circuit

The module can also be turned on by pressing the PWRKEY button. A TVS component should be placed near the button for protection against ESD, since static electricity may be generated by the finger touching.




Figure 10: Reference Design of Turn-On with Button




Figure 11: Timing of Turn-On with PWRKEY

NOTE

- 1. Ensure that VBAT is stable for at least 30 ms before driving the PWRKEY low.
- 2. If the module needs to turn on automatically but does not need turn-off function, PWRKEY can be driven low directly to ground with a recommended 10 k Ω resistor.
- 3. BOOT_CONFIG pins (SPI_CLK, USB_BOOT, PCM_CLK, PCM_SYNC, GRFC1) cannot be pulled up before startup.

3.6. Turn-Off

3.6.1. Turn-Off with PWRKEY

Drive PWRKEY low for at least 650 ms and then release it to turn off the module.






Figure 12: Timing of Turn-Off with PWRKEY

3.6.2. Turn-Off with AT Command

To turn off the module, you can also execute **AT+QPOWD**, which has similar timing and effect as turning off the module through driving PWRKEY low. For details about **AT+QPOWD**, see *document [2]*.

NOTE

- 1. To avoid corrupting the data in the internal flash, do not switch off the power supply to turn off the module when the module works normally. Only after turning off the module with PWRKEY or AT command can you cut off the power supply.
- 2. When turning off the module with the AT command, keep PWRKEY at high level after the execution of the command. Otherwise, the module will be turned on automatically again after successful turn-off.


3.7. Reset

Drive RESET_N low for at least 150-460 ms and then release it to reset the module. RESET_N signal is sensitive to interference, consequently it is recommended to route the trace as short as possible and surround it with ground.

Table 9: Pin Definition of RESET_N

Pin Name	Pin No.	I/O	Description	Comment
RESET_N	17	DI	Reset the module	A test point is recommended to be reserved if unused.

The recommended circuit for reset function is similar to the PWRKEY control circuit. You can use an open drain/collector driver or a button to control RESET_N.








Figure 14: Reference Design of Reset with Button






Figure 15: Timing of Reset

NOTE

- 1. Use RESET_N only when you fail to turn off the module with the **AT+QPOWD** and PWRKEY.
- 2. Ensure the capacitance on PWRKEY and RESET_N is no more than 10 nF.

4 Application Interfaces

4.1. USB Interface

The module contains one integrated Universal Serial Bus (USB) interface which complies with the USB 2.0 specification and supports high-speed (480 Mbps) and full-speed (12 Mbps) modes. The USB interface can only serve as the slave device.

USB interface is used for AT command communication, data transmission, GNSS NMEA sentence output, software debugging, firmware upgrade and voice over USB.

Pin Name	Pin No.	I/O	Description	Comment
USB_VBUS	8	AI	USB connection detect	A test point must be reserved.
USB_DP	9	AIO	USB 2.0 differential data (+)	Require differential impedance of 90 Ω .
USB_DM	10	AIO	USB 2.0 differential data (-)	Test points must be reserved.

Table 10: Pin Definition of USB Interface

USB 2.0 interface can be used for firmware upgrade and test points must be reserved for debugging in your designs.




Figure 16: Reference Design of USB Interface

It is recommended to add a common-mode choke L1 in series between the MCU and the module to suppress EMI. Meanwhile, it is also suggested to add R1 and R2 in series between the module and test points for debugging. These resistors are not mounted by default. To ensure the signal integrity of USB 2.0 data transmission, you should place L1, R1 and R2 close to the module, and keep these resistors close to each other. Moreover, keep extra stubs of trace as short as possible.

To ensure performance, you should follow the following principles when designing USB interface:

- Route USB signal traces as differential pairs with surrounded ground. The impedance of USB differential trace is 90 Ω.
- Route USB differential traces at the inner-layer of the PCB, and surround the traces with ground on that layer and ground planes above and below. For signal traces, provide clearance from power supply traces, crystal-oscillators, magnetic devices, sensitive signals, such as RF signals, analog signals, and noise signals generated by clock and DC-DC.
- Pay attention to the impact caused by stray capacitance of the ESD protection component on USB data traces. Typically, the stray capacitance should be less than 2 pF for USB.
- If possible, reserve two 0 Ω resistors on USB_DP and USB_DM traces respectively.

For more details about the USB specifications, visit <u>http://www.usb.org/home</u>.

4.2. USB_BOOT

The module has a USB_BOOT for forced download. Pull up USB_BOOT to VDD_EXT before turning on the module, and then the module will enter forced download mode. In this mode, the module supports firmware upgrade over USB interface.

QUECTEL

Pin Name	Pin No.	I/O	Description	Comment
USB_BOOT	75	DI	Force the module into download mode	Cannot be pulled up before startup. A test point is recommended to be reserve.

Table 11: Pin Definition of USB_BOOT




Figure 17: Reference Design of USB_BOOT




Figure 18: Timing of Entering Forced Download Mode

NOTE

- 1. Ensure VBAT is stable before driving PWRKEY low. The time period between powering VBAT up and driving PWRKEY low shall be at least 30 ms.
- 2. Follow the above timing when using MCU control the module to enter the forced download mode. Do not pull up USB_BOOT to 1.8 V before powering up VBAT.
- 3. If you need to manually force the module to enter forced download mode, directly connect the test points shown in *Figure 17*.

4.3. USIM Interfaces

The module has two USIM interfaces, which support Dual SIM Single Standby and meet ETSI and IMT-2000 requirements. Either 1.8 V or 3.0 V USIM card is supported. USIM1 and USIM2 cannot work at the same time. They can be switched by **AT+QDSIM**. For more details, see *document [5]*.

Pin Name	Pin No.	I/O	Description	Comment	
USIM1_VDD	43	PO	USIM1 card power supply	Either 1.8 V or 3.0 V is supported by the module automatically.	
USIM1_DATA	45	DIO	USIM1 card data		
USIM1_CLK	46	DO	USIM1 card clock		
USIM1_RST	44	DO	USIM1 card reset		
USIM1_DET	42	DI	USIM1 card hot-plug detect	lf unused, keep it open.	
USIM2_VDD	87	PO	USIM2 card power supply	Either 1.8 V or 3.0 V is supported by the module automatically.	
USIM2_DATA	86	DIO	USIM2 card data		
USIM2_CLK	84	DO	USIM2 card clock	If unused keep them open	
USIM2_RST	85	DO	USIM2 card reset	 If unused, keep them open. 	
USIM2_DET	83	DI	USIM2 card hot-plug detect	_	

Table 12: Pin Definition of USIM Interfaces

The module supports USIM card hot-plug via the USIM_DET, and both high-level and low-level detections are supported. Hot-plug function is disabled by default and you can use **AT+QSIMDET** to configure this function. For more details, see *document* [2].




Figure 19: Reference Design of USIM Interfaces with an 8-pin USIM Card Connector

If the function of USIM card hot-plug is not needed, keep USIM_DET unconnected.




Figure 20: Reference Design of USIM Interfaces with a 6-pin USIM Card Connector

To enhance the reliability and availability of the USIM card in applications, you should follow the principles below in the USIM circuit design:

- Place the USIM card connector close to the module. Keep the trace length less than 200 mm if possible.
- Route USIM card traces at the inner-layer of the PCB, and surround the traces with ground on that layer and ground planes above and below. For signal traces, provide clearance from power supply

traces, crystal-oscillators, magnetic devices, sensitive signals, such as RF signals, analog signals, and noise signals generated by clock and DC-DC.

- Ensure the tracing between the USIM card connector and the module is short and wide. Keep the trace width of ground and USIM_VDD at least 0.5 mm to keep the same electric potential.
- To avoid cross talk between USIM_DATA and USIM_CLK, keep the traces away from each other and shield them with surrounded ground.
- To offer better ESD protection, you can add a TVS array of which the parasitic capacitance should be less than 15 pF. Add 0 Ω resistors in series between the module and the USIM card connector to facilitate debugging. Additionally, add 33 pF capacitors in parallel among USIM_DATA, USIM_CLK and USIM_RST signal traces to filter out RF interference.
- For USIM_DATA, it is recommended to add a 15 kΩ pull-up resistor near the USIM card connector to improve the anti-jamming capability of the USIM card.

4.4. UARTs

The module has two UART: main UART and debug UART.

UART Types	Supported Baud Rates (bps)	Default Baud Rates (bps)	Functions
Main UART	4800, 9600, 19200, 38400, 57600,115200, 230400, 460800, 921600	115200	AT command communicationData transmission
Debug UART	115200	115200	Linux consoleLog outputSoftware debugging

Table 13: UART Information

Table 14: Pin Definition of Main UART

Pin Name	Pin No.	I/O	Description	Comment
MAIN_CTS	36	DO	Clear to send signal from the module	If unused, keep it open. Connect to the MCU's CTS.
MAIN_RTS	37	DI	Request to send signal to the module	If unused, keep it open. Connect to the MCU's RTS.
MAIN_RXD	34	DI	Main UART receive	
MAIN_DCD	38	DO	Main UART data carrier detect	If unused, keep them open.
MAIN_TXD	35	DO	Main UART transmit	

MAIN_RI	39	DO	Main UART ring indication	
MAIN_DTR	30	DI	Main UART data terminal ready	Pulled up by default. The pin can wake up the module in the low level If unused, keep it open.

Table 15: Pin Definition of Main UART

Pin Name	Pin No.	I/O	Description	Comment	
DBG_RXD	22	DI	Debug UART receive	Test points must be received	
DBG_TXD	23	DO	Debug UART transmit	 Test points must be reserved. 	

The module has 1.8 V UART. You can use a level-shifting chip between the module and MCU's UART if the MCU is equipped with a 3.3 V UART.




Figure 21: Reference Design of UART with a Level-shifting Chip (Main UART)

Another example of transistor circuit is shown as below. For the design of input/output circuits in dotted lines, see that shown in solid lines, but pay attention to the direction of the connection.




Figure 22: Reference Design of UART with Transistor Circuit (Main UART)

NOTE

- 1. Transistor circuit above is not suitable for applications with baud rates exceeding 460 kbps.
- 2. Please note that the module's CTS is connected to the MCU's CTS, and the module's RTS is connected to the MCU's RTS.
- 3. The level-shifting circuits (*Figure 21* and *Figure 22*) take the main UART as an example. The circuits of the debug UART are connected in the same way as the main UART.
- 4. To increase the stability of UART communication, it is recommended to add UART hardware flow control design.

4.5. PCM and I2C Interfaces

The module has one PCM interface and one I2C interface.

The PCM interface supports the following modes:

- Short frame mode: the module works as both the slave and the master device.
- Long frame mode: the module works as the master device only.

The module supports 16-bit linear encoding format. The following figures are the short frame mode timing diagram (PCM_SYNC = 8 kHz, PCM_CLK = 2048 kHz) and the long frame mode timing diagram (PCM_SYNC = 8 kHz, PCM_CLK = 256 kHz).




Figure 23: Timing of Short Frame Mode

In short frame mode, data is sampled on the falling edge of PCM_CLK and transmitted on the rising edge. The PCM_SYNC falling edge represents the MSB. In this mode, PCM_CLK supports 256 kHz, 512 kHz, 1024 kHz and 2048 kHz when PCM_SYNC operates at 8 kHz, and also supports 4096 kHz when PCM_SYNC operates at 16 kHz.





Figure 24: Timing of Long Frame Mode

In long frame mode, data is also sampled on the falling edge of the PCM_CLK and transmitted on the rising edge. But in this mode, the PCM_SYNC rising edge represents the MSB. PCM_CLK supports 256 kHz, 512 kHz, 1024 kHz and 2048 kHz when PCM_SYNC reaches 8 kHz with a 50 % duty cycle.

The clock and mode of PCM can be configured by **AT+QDAI**, and the default configuration is short frame mode (PCM_CLK = 2048 kHz, PCM_SYNC = 8 kHz). For details, see *document* [2].







NOTE

- 1. It is recommended to reserve an RC (R = 22 Ω , C = 22 pF) circuit close to codec on the PCM traces, especially for PCM_CLK.
- 2. The module works as a master device pertaining to I2C interface.

Table 16: Pin Definition of PCM Interface

Pin Name	Pin No.	I/O	Description	Comment	
PCM_SYNC	5	DIO	PCM data frame sync	Master mode: output.	
PCM_CLK	4	DIO	PCM clock	 Slave mode: input. If unused, keep them open. 	
PCM_DIN	6	DI	PCM data input	If unused keep them open	
PCM_DOUT	7	DO	PCM data output	 If unused, keep them open. 	

Table 17: Pin Definition of I2C Interface

Pin Name	Pin No.	I/O	Description	Comment
I2C_SCL	40	OD	I2C serial clock (for external codec)	Externally pulled up to 1.8 V.
I2C_SDA	41	OD	I2C serial data (for external codec)	If unused, keep them open.

4.6. ADC Interface

The module has one ADC interface. To improve the accuracy of ADC, the trace of ADC interface should be surrounded by ground.

Table 18: Pin Definition of ADC Interface

Pin Name	Pin No.	I/O	Description	Comment	
ADC	24	AI	General-purpose ADC interface	lf unused, keep it open.	

With **AT+QADC=0**, you can read the voltage value on ADC. For more details about the AT command, see *document* [2].

Table 19: Characteristics of ADC Interface

Parameters	Min.	Тур.	Max.	Units
ADC input voltage range	0.3	-	VBAT_BB	V
ADC resolution	-	-	15	bits

NOTE

- 1. The input voltage of every ADC interface should not exceed its corresponding voltage range.
- 2. It is prohibited to directly supply any voltage to ADC interface when the module is not powered by the VBAT.
- 3. It is recommended to use resistor divider circuit for ADC interface application. Resistance of the external resistor divider should be less than 50 k Ω , or the measurement accuracy of ADC would be significantly reduced.

4.7. SPI

The module has one SPI which only supports master mode with a maximum clock frequency up to 50 MHz.

Table 20: Pin Definition of SPI

Pin Name	Pin No.	I/O	Description	Comment
SPI_CLK	26	DO	SPI clock	
SPI_DIN	28	DI	SPI data input	If unused, keep them open.
SPI_DOUT	27	DO	SPI data output	

The module has a 1.8 V SPI interface. A level-shifting chip should be used between the module and the host if the application is equipped with a 3.3 V processor or device interface. The following figure shows a reference design:




Figure 26: Reference Design of SPI with a Level-Shifting Chip

4.8. Indication Signals

Table 21: Pin Definition of Indication Signals

Pin Name	Pin No.	I/O	Description	Comment
STATUS	20	DO	Indicate the module's operation status	lf unused, keep
NET_STATUS	21	DO	Indicate the module's network activity status	them open.

4.8.1. Network Status Indication

The module has one network status indication pin: NET_STATUS, which can drive corresponding LED.

QUECTEL

Table 22: Network Status Indication Pin Level and Module Network Status

Pin Name	Level Status Module Network Status		
NET_STATUS	Blink slowly (200 ms high/1800 ms low)	Network searching	
	Blink slowly (1800 ms high/200 ms low)	Idle	
	Blink quickly (125 ms high/125 ms low)	Data transmission is ongoing	
	Always high	Voice calling	




Figure 27: Reference Design of Network Status Indication

4.8.2. STATUS

The STATUS is used for indicating module's operation status. It will output high level when the module is turned on.




Figure 28: Reference Design of STATUS



4.8.3. MAIN_RI

AT+QCFG= "risignaltype", "physical" can be used to configure the indication behavior for MAIN_RI. No matter on which port (main UART, USB AT port or USB modem port) a URC information is presented, the URC information will trigger the behavior of the MAIN_RI. For details about the command, see *document [3]*.

NOTE

The **AT+QURCCFG** allows you to set the main UART, USB AT port or USB modem port as the URC information output port. The USB AT port is the URC output port by default. For details, see *document* [2].

You can configure MAIN_RI behaviors flexibly. The default behaviors of the MAIN_RI are shown as below:

Table 23: MAIN_RI Level and Module Status

Module Status	MAIN_RI Level Status
Idle	High
When a new URC information	MAIN_RI outputs at least 120 ms low level. After the module outputs
returns	the data, the level status will then become high.

Indication behaviors for MAIN_RI can be configured via **AT+QCFG="urc/ri/ring"**. For details, see *document* [3].

5 RF Specifications

Appropriate antenna type and design should be used with matched antenna parameters according to specific application. It is required to perform a comprehensive functional test for the RF design before mass production of terminal products. The entire content of this chapter is provided for illustration only. Analysis, evaluation and determination are still necessary when designing target products.

5.1. Cellular Network

5.1.1. Antenna Interface & Frequency Bands

Table 24: Pin Definition of Cellular Antenna Interface

Pin Name	Pin No.	I/O	Description	Comment
ANT_MAIN	60	AIO	Main antenna interface	50 Ω impedance.
ANT_DRX	56	AI	Diversity antenna interface	50 Ω impedance. If unused, keep it open.

NOTE

Only passive antennas are supported.

Table 25: Operating Frequency (Unit: MHz)

Operating Frequency	Transmit	Receive
LTE-FDD B2	1850–1910	1930–1990
LTE-FDD B4	1710–1755	2110–2155
LTE-FDD B5	824–849	869–894
LTE-FDD B12	699–716	729–746

LTE-FDD B13	777–787	746–756
LTE-FDD B66	1710–1780	2110–2180
LTE-FDD B71	663–698	617–652

5.1.2. Antenna Tuner Control Interface

The module can use GRFC (generic RF control) interfaces to control external antenna tuner.

Table 26: Pin Definition of GRFC Interface

Pin Name	Pin No.	I/O	Description	Comment
GRFC1	76	DO	Generic RF Controller	If unused, keep them open.
GRFC2	77	DO	Generic RF Controller	n unused, keep menn open.

Table 27: Truth Table of GRFC Interfaces (Unit: MHz)

GRFC1 Level	GRFC2 Level	Frequency Range	Bands
Low	Low	699–787	LTE: B12/B13
Low	High	824–894	LTE: B5
High	Low	663–698	LTE: B71
High	High	1710–2180	LTE: B2/B4/B66

5.1.3. Transmitting Power

Table 28: RF Transmitting Power


Frequency	Max. Tx Power	Min. Tx Power
LTE-FDD	23 dBm ±2 dB	< -39 dBm

5.1.4. Receiver Sensitivity

Table 31: Conducted RF Receiver Sensitivity (Unit: dBm)

Frequency	Receiver Sensitivity (Typ.)			3GPP Requirements
Frequency	Primary	Diversity	SIMO	(SIMO)
LTE-FDD B2	-97.7 dBm	-98.7 dBm	-101.3 dBm	-94.3 dBm
LTE-FDD B4	-97.3 dBm	-98.5 dBm	-100.3 dBm	-96.3 dBm
LTE-FDD B5	-98.9 dBm	-99.5 dBm	-101.6 dBm	-94.3 dBm
LTE-FDD B12	-97.8 dBm	-98.1 dBm	-100.2 dBm	-93.3 dBm
LTE-FDD B13	-97.8 dBm	-98.2 dBm	-100.3 dBm	-93.3 dBm
LTE-FDD B66	-97.3 dBm	-98.7 dBm	-100.3 dBm	-95.8 dBm
LTE-FDD B71	-98.7 dBm	-99.3 dBm	-101.7 dBm	-93.5 dBm

5.1.5. Reference Design





QUECTEL

NOTE

- 1. To improve receiver sensitivity, ensure that the clearance among antennas is appropriate.
- 2. Use a π-type matching circuit for all the antenna interfaces for better RF performance and for the ease of debugging.
- 3. Capacitors are not mounted by default.
- 4. Place the π-type matching components (R1, C1, C2 and R2, C3, C4) to antennas as close as possible.
- 5. Junction capacitance of ESD protection components on the antenna interface should not exceed 0.05 pF.

5.2. GNSS (Optional)

GNSS information of the module is as follows:

- Supports GPS, GLONASS, BDS, Galileo and QZSS positioning system.
- Supports NMEA 0183 protocol and outputs NMEA sentences via USB interface (data update rate for positioning: 1–10 Hz, 1 Hz by default).
- The module's GNSS function is OFF by default. It must be ON via AT+QGPS.

For more details about GNSS technology and configurations, see document [6].

5.2.1. Antenna Interface & Frequency Bands

Table 29: Pin Definition of GNSS Antenna Interface

Pin Name	Pin No.	I/O	Description	Comment
ANT GNSS	49	AI	GNSS antenna interface	50 Ω impedance.
	40		GNOO antenna intenace	If unused, keep it open.

Table 30: GNSS Frequency (Unit: MHz)

Antenna Types	Frequency
GPS	1575.42 ±1.023 (L1)
GLONASS	1597.5–1605.8 (G1)
BDS	1561.098 ±2.046 (B1I)

QUECTEL

Galileo

1575.42 ±2.046 (E1)

QZSS

1575.42 ±1.023 (L1)

5.2.2. GNSS Performance

Table 31: GNSS Performance

Parameter	Mode	Condition	Тур.	Unit
	Acquisition		-146	
Sensitivity	Reacquisition	Autonomous	-157	dBm
	Tracking		-157	
	Cold start @ open sky	Autonomous	35	
		XTRA start	12	
TTFF	Warm start @ open sky Hot start @ open sky	Autonomous	26	- s
		XTRA start	3.7	
		Autonomous	2	
		XTRA start	3.4	
Accuracy	CEP-50	Autonomous @ open sky	2.5	m

NOTE

- 1. Tracking sensitivity: the minimum GNSS signal power at which the module can maintain lock (keep positioning for at least 3 minutes continuously).
- 2. Reacquisition sensitivity: the minimum GNSS signal power required for the module to maintain lock within 3 minutes after loss of lock.
- 3. Acquisition sensitivity: the minimum GNSS signal power at which the module can fix position successfully within 3 minutes after executing cold start command.

5.2.3. Reference Design

5.2.3.1. GNSS Active Antenna

In any case, it is recommended to use a passive antenna. However, if an active antenna is needed in your application, it is recommended to reserve a π -type attenuation circuit and use a high-performance LDO in the power system design.

GNSS active antenna connection reference circuit is shown in the figure below.




Figure 30: Reference Design of GNSS Active Antenna

The power supply voltage range of the external active antenna is 2.8–4.3 V, and the typical value is 3.3 V.

5.2.3.2. GNSS Passive Antenna

GNSS passive antenna connection reference circuit is shown in the figure below.






Figure 31: Reference Design of GNSS Passive Antenna

It is recommended to reserve a π -type matching circuit in the peripheral circuit design for GNSS antenna interface for better RF performance. Components (R1, C1 and C2) of the π -type matching circuit shall be placed as close to the antenna as possible. C1 and C2 are not mounted by default. Only a 0 Ω resistor is mounted on R1. Keep the characteristic impedance for RF trace as 50 Ω when routing and keep the trace as short as possible.

NOTE

- 1. You can select an external LDO according to the active antenna types. If you design the module with a passive antenna, you will not need the VDD circuit.
- 2. Junction capacitance of ESD protection components on the antenna interface should not exceed 0.05 pF.
- 3. It is recommended to use a passive GNSS antenna when LTE B13 is supported, as the use of active antenna may generate harmonics which will affect the GNSS performance.
- 4. It is not recommended to add an external LNA when using a passive GNSS antenna.

5.3. RF Routing Guidelines

For user's PCB, the characteristic impedance of all RF traces should be controlled to 50 Ω . The impedance of the RF traces is usually determined by the trace width (W), the materials' dielectric constant, the height from the reference ground to the signal layer (H), and the spacing between RF traces and grounds (S). Microstrip or coplanar waveguide is typically used in RF layout to control characteristic impedance. The following are reference designs of microstrip or coplanar waveguide with different PCB structures.






Figure 32: Microstrip Design on a 2-layer PCB




Figure 33: Coplanar Waveguide Design on a 2-layer PCB




Figure 34: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)






Figure 35: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)

To ensure RF performance and reliability, follow the principles below in RF layout design:

- Use an impedance simulation tool to accurately control the characteristic impedance of RF traces to 50 Ω.
- The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
- The distance between the RF pins and the RF connector should be as short as possible and all the right-angle traces should be changed to curved ones. The recommended trace angle is 135°.
- There should be clearance under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around RF traces and the reference ground could help to improve RF performance. The distance between the ground vias and RF traces should be at least twice the width of RF signal traces (2 × W).
- Keep RF traces away from interference sources, and avoid intersection and paralleling between traces on adjacent layers.

For more details about RF layout, see *document* [7].

5.4. Requirements for Antenna Design

Antenna Types	Requirements
	Frequency range: 1559–1609 MHz
	RHCP or linear polarization
GNSS (Optional)	VSWR: ≤ 2 (Typ.)
	For passive antenna application:
	Passive antenna gain: > 0 dBi

Table 32: Requirements for Antenna Design

	For active antenna application:
	Active antenna noise coefficient: < 1.5 dB
	Active antenna embedded LNA gain: < 17 dB
	VSWR: ≤ 2
	Efficiency: > 30 %
	LTE Band 2 Gain: ≤ 8.0 dBi
	LTE Band 4 Gain: ≤ 5.0 dBi
	LTE Band 5 Gain: ≤ 9.4 dBi
	LTE Band 12 Gain: ≤ 8.7 dBi
	LTE Band 13 Gain: ≤ 9.2 dBi
Cellular	LTE Band 66 Gain: ≤ 5.0 dBi
	LTE Band 71 Gain: ≤ 8.5 dBi
	Max input power: 50 W
	Input impedance: 50 Ω
	Vertical polarization
	Cable insertion loss:
	< 1 dB: LB (< 1 GHz)
	• < 1.5 dB: MB (1–2.3 GHz)

NOTE

It is recommended to use a passive GNSS antenna when LTE B13 is supported, as the use of active antenna may generate harmonics which will affect the GNSS performance.

5.5. RF Connector Recommendation

If the RF connector is used for antenna connection, it is recommended to use U.FL-R-SMT receptacle provided by Hirose.




Figure 36: Dimensions of the Receptacle (Unit: mm)

U.FL-LP series mated plugs listed in the following figure can be used to match the U.FL-R-SMT.

	U.FL-LP-040	U.FL-LP-066	U.FL-LP(V)-040	U.FL-LP-062	U.FL-LP-088
Part No.					
Mated Height	2.5mm Max. (2.4mm Nom.)	2.5mm Max. (2.4mm Nom.)	2.0mm Max. (1.9mm Nom.)	2.4mm Max. (2.3mm Nom.)	2.4mm Max. (2.3mm Nom.)
Applicable cable	Dia. 0.81mm Coaxiał cable	Dia. 1.13mm and Dia. 1.32mm Cossial cable	Dia. 0.81mm Coaxial cable	Dia, tmm Cosxial cable	Dia. 1.37mm Cosxisi cable
Weight (mg)	53.7	59.1	34.8	45.5	71.7
RoHS			YES	A Direct	

Figure 37: Specifications of Mated Plugs (Unit: mm)

The following figure describes the space factor of the mated connector.




Figure 38: Space Factor of the Mated Connectors (Unit: mm)

For more details, visit <u>http://www.hirose.com</u>.

6 Electrical Characteristics and Reliability

6.1. Absolute Maximum Ratings

Table 33: Absolute Maximum Ratings

Parameters	Min.	Max.	Units
Voltage at VBAT_RF & VBAT_BB	-0.3	4.7	V
Voltage at USB_VBUS	-0.3	5.5	V
Voltage at digital pins	-0.3	2.3	V
Voltage at ADC	0	VBAT_BB	V
Current at VBAT_BB	-	0.8	A
Current at VBAT_RF	-	1.8	A

6.2. Power Supply Ratings

Table 34: Module's Power Supply Ratings

Parameters	Descriptions	Conditions	Min.	Тур.	Max.	Units
VBAT	VBAT_BB & VBAT_RF	The actual input voltage must be within this range	3.3	3.8	4.3	V
	Voltage drops during burst transmission	At maximum power control level	-	-	400	mV
I _{VBAT}	Peak power consumption	At maximum power control level	-	-	2.0	А



USB VBUS	USB connection		0.0	5.0	5.05	
OSB_ABOS	detection	-	3.0	5.0	5.25	V

6.3. Power Consumption

Table 35: Power Consumption

Description	Conditions	Тур.	Unit
OFF state	Power down	8.39	μΑ
	AT+CFUN=0 (USB disconnected)	0.77	mA
	AT+CFUN=0 (USB Suspend)	0.99	mA
	AT+CFUN=4 (USB disconnected)	0.83	mA
	AT+CFUN=4 (USB Suspend)	1.09	mA
Sleep state	LTE-FDD @ PF=32 (USB disconnected)	3.26	mA
	LTE-FDD @ PF=64 (USB disconnected)	2.11	mA
	LTE-FDD @ PF=64 (USB Suspend)	2.34	mA
	LTE-FDD @ PF=128 (USB disconnected)	1.48	mA
	LTE-FDD @ PF=256 (USB disconnected)	1.16	mA
Idle state	LTE-FDD PF = 64 (USB disconnected)	15.44	mA
	LTE-FDD PF = 64 (USB Suspend)	25.14	mA
	LTE-FDD B2 @ 23.18 dBm	719	mA
	LTE-FDD B4 @ 23.1 dBm	759	mA
	LTE-FDD B5 @ 23.76 dBm	756	mA
LTE data transmission (GNSS off)	LTE-FDD B12 @ 23.58 dBm	657	mA
	LTE-FDD B13 @ 23.73 dBm	734	mA
	LTE-FDD B66 @ 23.1 dBm	752	mA
	LTE-FDD B71 @ 23.04 dBm	763	mA

6.4. Digital I/O Characteristics

Table 36: VDD_EXT I/O Characteristics (Unit: V)

Parameters	Descriptions	Min.	Max.
V _{IH}	High-level input voltage	0.65 × VDD_EXT	VDD_EXT + 0.2
V _{IL}	Low-level input voltage	-0.3	0.35 × VDD_EXT
V _{OH}	High-level output voltage	VDD_EXT - 0.45	VDD_EXT
V _{OL}	Low-level output voltage	0	0.45

Table 37: USIM Low/High-voltage I/O Characteristics (Unit: V)

Parameters	Descriptions	Min.	Max.
V _{IH}	High-level input voltage	0.8 x USIM_VDD	USIM_VDD
V _{IL}	Low-level input voltage	-0.3	0.12 x USIM_VDD
V _{OH}	High-level output voltage	0.8 x USIM_VDD	USIM_VDD
V _{OL}	Low-level output voltage	0	0.4

6.5. ESD Protection

Static electricity occurs naturally and it may damage the module. Therefore, applying proper ESD countermeasures and handling methods is imperative. For example, wear anti-static gloves during the development, production, assembly and testing of the module; add ESD protection components to the ESD sensitive interfaces and points in the product design.

Table 38: ESD Characteristics (Temperature: 25–3	30 °C, Humidity: 40 ±5 %; Unit: kV)
--	-------------------------------------

Test Points	Contact Discharge	Air Discharge
VBAT & GND	±5	±10
All Antenna Interfaces	±4	±8



Other Interfaces	±0.5	±1

6.6. Operating and Storage Temperatures

Table 39: Operating and Storage Temperatures (Unit: °C)

Parameters	Min.	Тур.	Max.
Normal Operating Temperature ³	-35	+25	+75
Extended Operating Temperature ⁴	-40	-	+85
Storage Temperature	-40	-	+90

³ Within this range, the module's indicators comply with 3GPP specification requirements.

⁴ Within this range, the module retains the ability to establish and maintain functions such as voice and SMS, without any unrecoverable malfunction. Radio spectrum and radio network remain uninfluenced, whereas the value of one or more parameters, such as P_{out} , may decrease and fall below the range of the 3GPP specified tolerances. When the temperature returns to the normal operating temperature range, the module's indicators will comply with 3GPP specification requirements again.

7 Mechanical Information

This chapter describes the mechanical dimensions of the module. All dimensions are measured in millimeter (mm), and the dimensional tolerances are ±0.2 mm unless otherwise specified.

7.1. Mechanical Dimensions




Figure 39: Top and Side Dimensions




Figure 40: Bottom Dimensions

NOTE

The package warpage level of the module refers to the JEITA ED-7306 standard.

7.2. Recommended Footprint




Figure 41: Recommended Footprint

NOTE

Keep at least 3 mm between the module and other components on the motherboard to improve soldering quality and maintenance convenience.

7.3. Top and Bottom Views




Figure 42: Top & Bottom Views of the Module

NOTE

Images above are for illustration purpose only and may differ from the actual module. For authentic appearance and label, please refer to the module received from Quectel.

8 Storage, Manufacturing & Packaging

8.1. Storage Conditions

The module is provided with vacuum-sealed packaging. MSL of the module is rated as 3. The storage requirements are shown below.

- 1. Recommended Storage Condition: the temperature should be 23 ±5 °C and the relative humidity should be 35–60 %.
- 2. Shelf life (in a vacuum-sealed packaging): 12 months in Recommended Storage Condition.
- 3. Floor life: 168 hours ⁵ in a factory where the temperature is 23 ±5 °C and relative humidity is below 60 %. After the vacuum-sealed packaging is removed, the module must be processed in reflow soldering or other high-temperature operations within 168 hours. Otherwise, the module should be stored in an environment where the relative humidity is less than 10 % (e.g., a dry cabinet).
- 4. The module should be pre-baked to avoid blistering, cracks and inner-layer separation in PCB under the following circumstances:
 - The module is not stored in Recommended Storage Condition;
 - Violation of the third requirement mentioned above;
 - Vacuum-sealed packaging is broken, or the packaging has been removed for over 24 hours;
 - Before module repairing.
- 5. If needed, the pre-baking should follow the requirements below:
 - The module should be baked for 8 hours at 120 ±5 °C;
 - The module must be soldered to PCB within 24 hours after the baking, otherwise it should be put in a dry environment such as in a dry cabinet.

⁵ This floor life is only applicable when the environment conforms to *IPC/JEDEC J-STD-033*. It is recommended to start the solder reflow process within 24 hours after the package is removed if the temperature and moisture do not conform to, or are not sure to conform to *IPC/JEDEC J-STD-033*. And do not unpack the modules in large quantities until they are ready for soldering.

NOTE

- 1. To avoid blistering, layer separation and other soldering issues, extended exposure of the module to the air is forbidden.
- 2. Take out the module from the package and put it on high-temperature-resistant fixtures before baking. If shorter baking time is desired, see *IPC/JEDEC J-STD-033* for the baking procedure.
- 3. Pay attention to ESD protection, such as wearing anti-static gloves, when touching the modules.

8.2. Manufacturing and Soldering

Push the squeegee to apply the solder paste on the surface of stencil, thus making the paste fill the stencil openings and then penetrate to the PCB. Apply proper force on the squeegee to produce a clean stencil surface on a single pass. To guarantee module soldering quality, the thickness of stencil for the module is recommended to be 0.13–0.18 mm. For more details, see *document [8]*.

The recommended peak reflow temperature should be 235–246 °C, with 246 °C as the absolute maximum reflow temperature. To avoid damage to the module caused by repeated heating, it is recommended that the module should be mounted only after reflow soldering for the other side of PCB has been completed. The recommended reflow soldering thermal profile (lead-free reflow soldering) and related parameters are shown below:




Figure 43: Recommended Reflow Soldering Thermal Profile

Table 40: Recommended Thermal Profile Parameters

Factor	Recommended Value
Soak Zone	
Ramp-to-soak Slope	0–3 °C/s
Soak Time (between A and B: 150 °C and 200 °C)	70–120 s
Reflow Zone	
Ramp-up Slope	0–3 °C/s
Reflow Time (D: over 217°C)	40–70 s
Max Temperature	235–246 °C
Cool-down Slope	-3–0 °C/s
Reflow Cycle	
Max Reflow Cycle	1

NOTE

- 1. The above profile parameter requirements are for the measured temperature of the solder joints. Both the hottest and coldest spots of solder joints on the PCB should meet the above requirements.
- 2. If a conformal coating is necessary for the module, do not use any coating material that may chemically react with the PCB or shielding cover, and prevent the coating material from flowing into the module.
- 3. Avoid using ultrasonic technology for module cleaning since it can damage crystals inside the module.
- 4. Avoid using materials that contain mercury (Hg), such as adhesives, for module processing, even if the materials are RoHS compliant and their mercury content is below 1000 ppm (0.1 %).
- 5. Due to the complexity of the SMT process, contact Quectel Technical Support in advance for any situation that you are not sure about, or any process (e.g. selective wave soldering, ultrasonic soldering) that is not mentioned in *document [8]*.

8.3. Packaging Specification

This chapter outlines the key packaging parameters and processes. All figures below are for reference purposes only, as the actual appearance and structure of packaging materials may vary in delivery.

QUECTEL

The modules are packed in a tape and reel packaging as specified in the sub-chapters below.

8.3.1. Carrier Tape

Carrier tape dimensions are illustrated in the following figure and table:




Figure 44: Carrier Tape Dimension Drawing (Unit: mm)

Table 41: Carrier Tape Dimension Table (Unit: mm)

W	Р	т	A0	B0	K0	K1	F	E
44	32	0.35	25.5	29.5	3.2	5.8	20.2	1.75

8.3.2. Plastic Reel

Plastic reel dimensions are illustrated in the following figure and table:






Figure 45: Plastic Reel Dimension Drawing

Table 42: Plastic Reel Dimension Table (Unit: mm)

øD1	øD2	W
330	100	44.5

8.3.3. Mounting Direction






Figure 46: Mounting Direction


8.3.4. Packaging Process



Place the modules onto the carrier tape cavity and cover them securely with cover tape. Wind the heat-sealed carrier tape onto a plastic reel and apply a protective tape for additional protection. 1 plastic reel can pack 250 modules.

Place the packaged plastic reel, humidity indicator card and desiccant bag into a vacuum bag, and vacuumize it.





Place the vacuum-packed plastic reel into a pizza box.

Place the 4 packaged pizza boxes into 1 carton and seal it. 1 carton can pack 1000 modules.




Figure 47: Packaging Process

9 Appendix References

Table 43: Related Documents

Document Name

- [1] Quectel_UMTS<E_EVB_User_Guide
- [2] Quectel_EC2x&EG2x-G(L)&EG9x&EM05_Series_AT_Commands_Manual
- [3] Quectel_EC2x&EG2x&EG9x&EM05_Series_QCFG_AT_Commands_Manual
- [4] Quectel_EC2x&EG2x&EG9x_Series_Power_Management_Application_Note
- [5] Quectel_EG9x_Series_AT+QDSIM_Command_Manual
- [6] Quectel_EC2x&EG2x&EG9x&EM05_Series_GNSS_Application_Note
- [7] Quectel_RF_Layout_Application_Note
- [8] Quectel_Module_SMT_Application_Note

Table 44: Terms and Abbreviations

Abbreviation	Description
ADC	Analog-to-Digital Converter
AMR-WB	Adaptive Multi-Rate Wideband
bps	Bits Per Second
СНАР	Challenge Handshake Authentication Protocol
CTS	Clear To Send
DDR	Double Data Rate
DFOTA	Delta Firmware Upgrade Over The Air
DL	Downlink

DRX	Discontinuous Reception
DRX	Diversity Receive
ESD	Electrostatic Discharge
FDD	Frequency Division Duplex
GLONASS	Global Navigation Satellite System (Russia)
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
GRFC	General RF Control
12C	Inter-Integrated Circuit
I/O	Input/Output
LB	Low Band
LED	Light Emitting Diode
LGA	Land Grid Array
LNA	Low Noise Amplifier
LTE	Long Term Evolution
MB	Middle Band
MCU	Microcontroller Unit
МО	Mobile Originated
MT	Mobile Terminated
PAP	Password Authentication Protocol
РСВ	Printed Circuit Board
PCM	Pulse Code Modulation
PDU	Protocol Data Unit
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase Shift Keying

QZSS	Quasi-Zenith Satellite System
RI	Ring Indicator
RF	Radio Frequency
RHCP	Right Hand Circularly Polarized
Rx	Receive
SIMO	Single Input Multiple Output
SMD	Surface Mount Device
SMS	Short Message Service
SPI	Serial Peripheral Interface
Тх	Transmit
UART	Universal Asynchronous Receiver/Transmitter
UL	Uplink
UMTS	Universal Mobile Telecommunications System
URC	Unsolicited Result Code
USB	Universal Serial Bus
USIM	Universal Subscriber Identity Module
VBAT	Voltage at Battery (Pin)
Vmax	Maximum Voltage
Vnom	Nominal Voltage
Vmin	Minimum Voltage
V⊮max	Maximum High-level Input Voltage
V _{IH} min	Minimum High-level Input Voltage
V _{IL} max	Maximum Low-level Input Voltage
VSWR	Voltage Standing Wave Ratio

10 Waring

The module's FCC certification is only valid when the manufacturer/integrator adheres to the trace reference design guidance as provided in this integration instruction.

Quectel promises that any deviation in the defined parameters of the antenna trace requires the host product manufacturer to notify the module transferee that they wish to change the antenna trace design. In this case, the authorizer needs to submit a Class II license change application, or the host manufacturer can take responsibility by changing the FCC ID: XMR2023EG96NAX (new application) program and then submitting a Class II license change application.

- a. According to FCC KDB 996369 D01, D02, D03, D04, the following content are must meet
- 1. The module is limited to OEM installation ONLY
- 2. The OEM integrator is responsible for ensuring that the end-user has no manual instructions to remove or install module
- 3. The module is limited to installation in mobile or fixed applications, according to Part 2.1091(b)
- 4. The separate approval is required for all other operating configurations, including portable configurations with respect to Part 2.1093 and different antenna configurations
- 5. Labelling instructions of finished product.

The ISED certification label and FCC certification label of a module shall be clearly visible at all times when installed in the host product, otherwise, the host product must be labelled to display the ISED certification number and FCC certification number for the module, preceded by the word "contains" or similar wording expressing the same meaning, as follows Contains IC:10224A-2023EG96NAX and Contains FCC ID: XMR2023EG96NAX.

In this case. IC:10224A-2023EG96NAX and FCC ID: XMR2023EG96NAX are the module's certification number

FCC:

Please take attention that changes or modification not expressly approved by theparty responsible for

QUECTEL

compliance could void the user's authority to operate theequipment.

This device complies with Part 15 of the FCC Rules. Operation is subject to thefollowing two conditions:(1)This device may not cause harmful interference, and(2)This device must accept any interference received, induding interference thatmay cause undesired operation.

If the distance from the product to the human body is greater than 20cm, the

following warning is required (this requirement is not required for micro-power SRD devices) This equipment complies with FCC radiation exposure limits set forth for anuncontrolled environment. This equipment should be installed and operated withminimum distance 20cm between the radiator & your body.

IC:

This device contains licence-exempt transmitter(s)/receiver(s) that comply with Innovation, Science and Economic Development Canada's licence-exempt RSS(s). Operation is subject to the following two conditions:

(1) This device may not cause interference.

(2) This device must accept any interference, including interference that may cause undesired operation of the device.

l'appareil contient des émetteurs/récepteurs exempts de licence qui sont conformes aux CNR exempts de licence d'Innovation, Sciences et Développement économique Canada. L'exploitation est soumise aux deux conditions suivantes :

- (1) l'appareil ne doit pas produire de brouillage,
- (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

For licence-exempt equipment with detachable antennas, the user manual shall also contain the following notice in a conspicuous location

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication.

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante.

If the distance from the product to the human body is greater than 20cm, the following warning is required (this requirement is not required for micro-power SRD devices

This equipment complies with IC RSS-102 radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator & your body.

ce matériel est conforme aux limites de dose d'exposition aux rayonnements, CNR-102 énoncée dans un autre environnement.cette eqipment devrait être installé et exploité avec distance minimale de 20 entre le radiateur et votre corps.