

# **PRODUCT SPECIFICATION**

# H132A-S

Wi-Fi Single-band 1x1 802.11b/g/n SDIO/UART Module Datasheet

Version:v1.6





# **H132A-S Module Datasheet**

Ondonina	Part NO.	Description
Ordering Information	FGH132ASXX-00	SV32WB01L, b/g/n Wi-Fi, 1T1R, 12X12mm, SDIO/UART, PCB V1.0,1bit mode,with shielding

Customer:		
Customer P/N:		
Signature:		
Date:		

Office: 14th floor, Block B, phoenix zhigu, Xixiang Street, Baoan District, Shenzhen

Factory: NO.8, Litong RD., Liuyang Economic & Technical Development Zone, Changsha, CHINA

TEL:+86-755-2955-8186

Website:www.fn-link.com



# CONTENTS

1. General Description	5
1.1 Introduction	5
1.2 Description	5
2. Features	6
3. Block Diagram	6
4. General Specification	7
4.1 WI-FI Specification	7
5. Pin Definition	8
5.1 Pin Outline	8
5.2 Pin Definition details	9
5.3 Muti Pin definition	10
6. Electrical Specifications	11
6.1 Power Supply DC Characteristics	11
6.2 Power Consumption	11
6.3 Power-on sequence	12
6.4 Interface Circuit time series	13
6.4.1 SDIO Pin Description	13
6.4.2 SDIO CLK Timing Diagram	
7. Size reference	19
7.1 Module Picture	19
7.2 Marking Description	19
7.3 Physical Dimensions	20
7.4 Layout Recommendation	21
8. The Key Material List	21
9. Reference Design	22
10. Recommended Reflow Profile	23
11. RoHS compliance	23
12. Package	24
12.1 Reel	24
12.2 Carrier Tape Detail	24
12.3 Packaging Detail	25
13. Moisture sensitivity	25



# **Revision History**

Version	Date	Revision Change	Draft	Checked	Approved
V1.0	2021/3/10	New version	Lxy	Lxy	Szs
V1.1	2021/06/04	增加 34 脚用途描述	Lxy	Lxy	Szs
V1.2	2021/10/14	Update module photo	LXY	LXY	QJP
V1.3	2021/10/15	Update tolerance to +/-1.5	LXY	LXY	QJP
V1.4	2022/03/04	Update IO power level	LXY	LXY	QJP
V1.5	2022/03/22	Update reference circuit	LXY	LXY	QJP
V1.6	2022/03/26	Update the specification format  Change RF power tolerance to ±2dBm	Fc	LXY	QJP



### 1. General Description

#### 1.1 Introduction

H132A-S is a highly integrated 2.4 GHz Wi-Fi module that support the IEEE 802.11b/g/n standard with 20/40 MHz bandwidth. Module chipset integrates a Andes D10F 32-bit RISC core which runs at up to 480MHz , includes up to 512KB of embedded SRAM, Internal flash up to 2MB, and various peripheral interfaces, including the SPI, UART, I2C, PWM, GPIO, and multi-channel ADC. In addition, it provides SDIO2.0 slave interfaces, with clock frequency up to 50 MHz.

### 1.2 Description

Model Name	H132A-S
Product Description	Support Wi-Fi functionalities
Dimension	L x W x H: 12 x 12 x2.3 (typical) mm
Wi-Fi Interface	Support SDIO
OS supported	Android /Linux/ Win CE /iOS /XP/WIN7/WIN10
Operating temperature	-10°C to 85°C
Storage temperature	-40°C to 85°C



### 2. Features


#### **General Features**

- Operate at ISM frequency bands (2.4GHz)
- Maximum rate of 150 Mbit/s@HT40 MCS7
- Low power dissipation
- PHY supporting IEEE 802.11b/g/n
- MAC supporting IEEE802.11 d/e/h/i/k/r/w
- Module integrated 32K clock
- WEP/WPA/WPA2/WPA3 /WMM for Wi-Fi
- Built-in 512 KB SRAM and 128 KB ROM
- Internal flash 2MB
- SDIO 1Line mode

#### **WLAN Interface**

- SDIO interface for Wi-Fi
- Support SDIO/UART/PWM/GPIO/I2C/ADC interface

### 3. Block Diagram





# 4. General Specification

# 4.1 WI-FI Specification

Feature	Description					
WLAN Standard	IEEE 802.11 b/g/n Wi-Fi compliant					
Frequency Range	2412MHz to 2462MHz 2422MHz to 2452MHz					
Number of Channels	802.11b/g/n(HT	20):11 802.11n(HT40):7				
Test Items	Typical Value	2	EVM			
	802.11b /11Mbps : 17dBm ± 2 dB		EVM ≤ -10dB			
Output Power	802.11g /54Mbp	802.11g /54Mbps : 15dBm ± 2 dB				
	802.11n /MCS7	: 15dBm ± 2 dB	EVM ≤ -28dB			
Spectrum Mask	Meet with IEEE	standard				
Freq. Tolerance	±20ppm					
Test Items	TYP Test Val	Standard Value				
	- 1Mbps	PER @ -95 dBm	≤-94 dBm			
SISO Receive Sensitivity	- 2Mbps	PER @ -93 dBm	≤-92 dBm			
(11b,20MHz) @8% PER	- 5.5Mbps	PER @ -90 dBm	≤-89 dBm			
	- 11Mbps	PER @ -88 dBm	≤-87 dBm			
	- 6Mbps	PER @ -90 dBm	≤-86 dBm			
	- 9Mbps	PER @ -88 dBm	≤-85 dBm			
CICO Descise Considerit	- 12Mbps	PER @ -87 dBm	≤-84 dBm			
SISO Receive Sensitivity	- 18Mbps	PER @ -84 dBm	≤-82 dBm			
(11g,20MHz) @10% PER	- 24Mbps	PER @ -81 dBm	≤-80 dBm			
The same of the sa	- 36Mbps	PER @ -78 dBm	≤-76 dBm			
	- 48Mbps	PER @ -75 dBm	≤-73 dBm			
	- 54Mbps	PER @ -73 dBm	≤-70 dBm			
W.	- MCS=0	PER @ -90 dBm	≤-86 dBm			
	- MCS=1	PER @ -87 dBm	≤-83 dBm			
	- MCS=2	PER @ -85 dBm	≤-81 dBm			
SISO Receive Sensitivity	- MCS=3	PER @ -82 dBm	≤-79 dBm			
(11n,20MHz) @10% PER	- MCS=4	PER @ -79 dBm	≤-76 dBm			
	- MCS=5	PER @ -74 dBm	≤-73 dBm			
	- MCS=6	PER @ -73 dBm	≤-71 dBm			
	- MCS=7	PER @ -71 dBm	≤-69 dBm			
SISO Receive Sensitivity	- MCS=0	PER @ -87 dBm	≤-83 dBm			
(11n,40MHz) @10% PER	- MCS=1	PER @ -84 dBm	≤-80 dBm			




	- MCS=2	PER @ -82 dBm	≤-79 dBm		
	- MCS=3	PER @ -79 dBm	≤-76 dBm		
	- MCS=4	PER @ -76 dBm	≤-73 dBm		
	- MCS=5	PER @ -71 dBm	≤-70 dBm		
	- MCS=6	PER @ -70 dBm	≤-68 dBm		
	- MCS=7	PER @ -68 dBm	≤-66 dBm		
Maximana Imput I aval	802.11b : -10 dBm	l			
Maximum Input Level	802.11g/n : -20 dBm				
Antenna Reference	External Antenna	4dBi			

### 5. Pin Definition

### 5.1 Pin Outline

### < TOP VIEW >





### **5.2 Pin Definition details**

NO.	Name	Type	Description	Voltage
1	GND	_	Ground connections	
2	WL_ANT	I/O	RF I/O port	
3	GND	_	Ground connections	
4	NC	_	Floating (Don't connected to ground)	
5	NC	_	Floating (Don't connected to ground)	
6	GPIO33	I/O	Muti funtion I/O	VDDIO
7	GPIO17	I/O	Muti funtion I/O SDIO INT	VDDIO
8	NC	_	Floating (Don't connected to ground)	
9	VCC	P	Main power voltage source input 3.13V-3.46V	3.3V
10	NC	_	Floating (Don't connected to ground)	
11	NC	_	Floating (Don't connected to ground)	
12	PMU_POWRON	I	Enable pin for WLAN device Defualt ON: pull high; OFF: pull low	VCC
13	GPIO14	I/O	Muti funtion I/O	VDDIO
14	GPIO36	I/O	Muti funtion I/O	VDDIO
15	GPIO37	I/O	Muti funtion I/O	VDDIO
16	SDIO_DATA_CMD	I/O	SDIO command line, GPIO19	VDDIO
17	SDIO_DATA_CLK	I	SDIO clock line, GPIO20	VDDIO
18	SDIO_DATA_0	I/O	SDIO data line 0, GPIO21	VDDIO
19	GPIO22	I/O	Muti funtion I/O	VDDIO
20	GND	_	Ground connections	
21	NC	_	Floating (Don't connected to ground)	
22	VDDIO	P	I/O Voltage supply input typ= 3.3V	VDDIO
23	NC	_	Floating (Don't connected to ground)	
24	NC	_	Floating (Don't connected to ground)	
25	NC	_	Floating (Don't connected to ground)	
26	NC	_	Floating (Don't connected to ground)	
27	NC	_	Floating (Don't connected to ground)	
28	NC	_	Floating (Don't connected to ground)	
29	NC	_	Floating (Don't connected to ground)	
30	NC	_	Floating (Don't connected to ground)	
31	GND	_	Ground connections	
32	NC	_	Floating (Don't connected to ground)	
33	GND	_	Ground connections	



			Muti funtion I/O	
34	GPIO13	I/O	H: to download mode;L:to normal mode	VCC
			Don't pull high, better10K pull low this pin.	
35	NC	_	Floating (Don't connected to ground)	
36	GND	_	Ground connections	
27	HART LOC TV		UART0_LOG_TX,GPIO01	NCC
3/	37 UART_LOG_TX		For firmware download, debug	VCC
20	HADT LOC DV		UART0_LOG_RX,GPIO00	VCC
38	38 UART_LOG_RX		For firmware download, debug	VCC
20	WI DOT	I/O	GPIO18	VDDIO
39	WL_RST	I/O	Muti funciton I/O	VDDIO
40	GPIO29	I/O	Muti funtion I/O	VDDIO
41	NC	_	Floating (Don't connected to ground)	
42	NC	_	Floating (Don't connected to ground)	
43	NC	_	Floating (Don't connected to ground)	
44	NC		Floating (Don't connected to ground)	

P:POWER I:INPUT O:OUTPUT

### 5.3 Muti Pin definition

GPIO pin can configure as muti function, detail see below information.

Name	Boot Strapping ALTO	ALTI	ALTZ	ALT3	ALT4	ALTS	ALTS	ALT7
GPI000	AICE_TMSC	ADCO	BT_SW	LIARTO_RXD		7105511		GP1000
GPI001	AICE_TCKC	ADC1	WIFLTX_SW	UARTO_TXD				GP1001
GPI013	GRI013			1				GP1013
GP1014	GPI014			PDMTXD_DOUTS				GP1014
GPI017	GPI017	50_DATA2	UART2_NCTS					GP1017
GPIO18	GPIO18	SD_DATA3		DATASPISLAVE_CSN	SPISLV1_CSN	SPIMASI_CSN		GP1018
GP1019	GPIQ19	SO_CMD		DATASPISLAVE_MOS	SPISLV1_MOSI	SPIMA51_MOSI		GP1019
GPI020	GPIO20	SD_CLK		DATASPISLAVE_SCLK	5PISLV1_MISO	SP9MAS1_MISO		GP1020
GP1021	GPI021	SO_DATAO		DATASPISLAVE MISO	SPISLV1_SCLK	SPIMAS1_SCUI		GP1021
GPI022	GPIO22	SD_DATA1	UART2_NRTS					GP1022
GP9029	GPI029	ADC3	: Elline-o-gal-illi		UART1_RXD			GP1029
GP1033	GPIOSS				UARTI_TXD	WHLTX		GP1033
GPI036	GPIQ36:	ADC6	12C0_SCL	UART2_RXD	Charles Control	BT_IN_PROCESS	BT_SW	GP1036
GPIO37	GPIO37	ADC?	IZCO_SDA	UART2_TXD		BT_PTI3	WIFI_TX_SW	GP1037



Table 25: IOT ADC Specifications	

Parameter	Description	Condition/Notes	Min	Тур.	Max	Unit
Nbits	Number of bits			12		Bits
INL	Integral nonlinearity	Histogram method over full scale		315	13	LSB
DNL	Differential nonlinearity	Histogram method over full scale		#1	12	LSB
Input Range			0		3.3	V
Input impedance				>1M		Ohms
FCLK	Gock rate	Successive approximation input clock rate		20		MHz
Input capacitance				5		pF
Number of channels	N S			- 5		
Fsample	Sampling rate of each ADC			-1		MSPS
F_input_max	Maximum input signal frequency			TBO		kHZ
I_active	Active supply current	Average for ADC during conversion		<0.9		mA
I_PD	Power-down supply current for core supply	Disable ADC		TBO		ωA
Absolute offset error				TBD		mV.
Gain error				TSD		56

# **6. Electrical Specifications**

# **6.1 Power Supply DC Characteristics**

8 9	MIN	ТҮР	MAX	Unit
Operating Temperature	-10	25	85	deg.C
VCC	3.13	3.3	3.46	V
VDDIO	1.75	3.3V	3.46	V

### **6.2 Power Consumption**

		VCC = 3.3V(Unit:mA)
	Power saving	0.17@DTIM3,MCU off
Power Consumption	TX Test mode (2.4G HT20@17dbm)	212
	RX Test mode (2.4G HT20)	47.5
	Power off	<1uA




### **6.3 Power-on sequence**


Below shows the VDD33=3.3V power-on sequence of the SV32WB0xx from power-up to firmware download, including the initial device power-on reset evoked by LDO\_EN signal. The LDO\_EN input level must be kept above the threshold voltage. After initial power-on, the LDO\_EN signal can be held low to turn off the SV32WB0xx or pulsed low to induce a subsequent reset.

After LDO\_EN is asserted, the host starts the power-on sequence of the SV32WB0xx. From that point, the typical SV32WB0xx power-on sequence is shown below:

- 1. Within T1+2.5ms, the internal power-on reset (POR) will be done. And host could download firmware code of DPLL setting if the crystal is not default setting, 26MHz. The internal running clock is crystal frequency.
- 2. After 100us of DPLL settling time, host could set internal clock to full speed and finish all the downloading of firmware code.







Reset Timing with typical power

#### **6.4 Interface Circuit time series**

#### 6.4.1 SDIO Pin Description

The secure digital input/output (SDIO) interface supports three working modes:

#### Default speed mode (DS)

The maximum frequency of the interface clock is 25 MHz. The interface clock can work in 1-bit mode .

#### High speed mode (HS)

The maximum frequency of the interface clock is 50 MHz.

#### SDR25 mode

The maximum frequency of the interface clock is 50 MHz

SDIO Pin Description

	SD 1-Bit Mode
DATA0	Data Line 0
CLK	Clock
CMD	Command Line

#### **6.4.2 SDIO CLK Timing Diagram**

#### **DS Mode**

The DS mode is the default mode after the SDIO is powered on. To ensure compatibility with various host components, the DS mode requires a low working rate and supports only the 25 MHz clock.



Clock parameters in DS mode (VDDIO = 3.3 V)


Parameter	Symb	Min.	Max.	Unit	Remarks
Clock CLK (All values ar	e referenced	to min(	V <sub>III</sub> ) and r	nax(V <sub>E.</sub> )	
Clock frequency Date Transfer Modes	fire		25	MHz	$C_{CARD} \le 10 \text{ pF}$
Clock frequency Identification Mode	foo	-	400	kHz	$C_{CARD} \le 10 \text{ pF}$
Clock low time	Tura.	17		ps.	$C_{CARD} \le 10 \text{ pF}$
Clock high time	twn	17		risi	$C_{CARD} \le 10 \text{ pF}$
Clock rise time	3mm	-	3	26	$C_{CARD} \le 10 \text{ pF}$
Clock fall time	Tritt.	-	3	76	$C_{\rm CARD} \le 10 \ \rm pF$

Clock parameters in DS mode (VDDIO = 1.8 V)

Parameter	Symb	Min.	Max.	Unit	Remarks
Clock CLK (All values at	e referenced	to min(	V <sub>IH</sub> ) and r	max(V <sub>IL</sub> )	
Clock frequency Date Transfer Mode	fpp		25	MHz	C <sub>CARD</sub> ≤ 10 pF
Clock frequency Identification Mode	fop		400	kHz	C <sub>CARD</sub> ≤ 10 pF
Clock low time	twi.	14	*	115	C <sub>CARD</sub> ≤ 10 pF
Clock high time	Tovil	14		ns.	C <sub>CARD</sub> ≤ 10 pF
Clock rise time	I <sub>II.H</sub>		6	ns	C <sub>CARD</sub> ≤ 10 pF
Clock fall time	tritt		6	ns	$C_{\rm CARD} \le 10~{\rm pF}$
	_	-	-		

**Figure 8-6** shows the output data timing in DS mode. tISU is the setup time, that is, the stability time required by the data of the SDIO interface before clock sampling in this mode. tIH is the hold time, that is, the time required by the data of the SDIO interface to retain the original level after clock sampling in this mode.


Figure 8-6 Input timing in DS mode





**Figure 8-7** shows the input data timing in DS mode. Where, tODLY(max) is the maximum delay of the output data relative to the clock falling edge, and tODLY(min) is the minimum delay of the output data relative to the clock falling edge.

Figure 8-7 Output timing in DS mode



**Table 8-12** describes the timing restrictions in DS mode.

Table 8-12 Timing restrictions in DS mode

Parameter	Symb ol	Min.	Max.	Unit	Remarks
Inputs CMD, DAT (reference	ed to CLI	()			
Input set-up time	tisc	3.5	63	ns	C <sub>CARD</sub> ≤ 10 pF
Input hold time	Epp	0	-	ns	$C_{CARD} \le 10 \text{ pF}$
Outputs CMD, DAT(referer	seed to CL	K)			11
Output Delay time during Data Transfer Mode	TODLY	+3	13	ns.	C <sub>L</sub> ≤ 40 pF
Output Delay time during Identification Mode	foncy	8	11	ns	$C_{\rm L} \le 40~{\rm pF}$

Note: In DS mode, the output data is referenced to the clock falling edge, and the input data is referenced to the clock rising edge.

#### **HS Mode**

The HS mode is entered after the SDIO is powered on and initialized because a higher working rate than the DS mode is required. In HS mode, the clock supports 50 MHz. For details about the restrictions on the clock, see **Table 8-13**.

Table 8-13 Clock parameters in HS mode (VDDIO = 3.3 V)

Parameter	Symb	Min.	Max.	Unit	Remarks
Clock CLK (All values ar	e referenced	to min(	(Hi) and r	nax(V <sub>IL</sub> )	
Clock frequency Date Transfer Mode	fpp	ě	50	MHz	C <sub>CARD</sub> ≤ 10 pF
Clock low time	twi	7		ms	$C_{CARD} \le 10 \text{ pF}$
Clock high time	twn	7	-	ns	$C_{\text{CARD}} \le 10 \text{ pF}$
Clock rise time	tma		3	ns	$C_{CARD} \le 10 \text{ pF}$
Clock fall time	t <sub>ritt.</sub>	+	3	ns	$C_{CARD} \le 10 \text{ pF}$




Table 8-14 Clock p	orameters in	HS mode	(VDDIO =	1.8 V)
--------------------	--------------	---------	----------	--------

Parameter	Symb ol	Min.	Max.	Unit	Remarks
Clock CLK (All values ar	e referenced	to min(	V <sub>III</sub> ) and r	nax(V <sub>II.</sub> )	
Clock frequency Date Transfer Mode	fpp	-	50	MHz	C <sub>CARD</sub> ≤ 10 pF
Clock low time	Twi.	4	4	tts	$C_{CARD} \le 10 \text{ pF}$
Clock high time	fwn	4	2	ns	C <sub>CARD</sub> ≤ 10 pF
Clock rise time	Juni .	÷	6	ns	$C_{CARD} \le 10 \text{ pF}$
Clock fall time	Tritt.	ý.	6	ns	$C_{CARD} \le 10 \text{ pF}$
		-	-	-	


**Figure 8-8** shows the input data timing in HS mode. tISU is the setup time, that is, the stability time required by the data of the SDIO interface before clock sampling in this mode. tIH is the hold time, that is, the time required by the data of the SDIO interface to retain the original level after clock sampling in this mode

Figure 8-8 Input timing in HS mode



**Figure 8-9** shows the input data timing in HS mode. Where, tODLY(max) is the maximum delay of the output data relative to the clock rising edge, and tOH is the minimum delay of the output data relative to the clock rising edge.

Figure 8-9 Output timing in HS mode





**Table 8-15** describes the timing restrictions in HS mode.

Table 8-15 Timing restrictions in HS mode (VDDIO = 3.3 V)

Parameter	Symb	Min.	Max.	Unit	Remarks
Inputs CMD, DAT (referen	ed to CLI	()			
Input set-up time	t <sub>ISO</sub>	3.5	-	ns	$C_{CARD} \le 10 \text{ pF}$
Input hold time	t <sub>itt</sub>	0	-	ns	C <sub>CARD</sub> ≤10 pF
Outputs CMD, DAT(referer	nced to CL	K)			
Output Delay time during Duta Transfer Mode	toncy	4	12	ns	$C_L \le 40 \text{ pF}$
Output Hold time	Ton	3	÷	118	C <sub>t.</sub> ≤ 40 pF
Total System Capacitance for each line	CL	+	40	pF	1 card

**Table 8-16** Timing restrictions in HS mode (VDDIO = 1.8 V)

Parameter	Symb ol	Min.	Max.	Unit	Remarks
Inputs CMD, DAT (reference	ed to CLI	(2			***
Input set-up time	Test/	3.5		196	C <sub>CARD</sub> ≤ 10 pF
Input hold time	t <sub>01</sub>	0	+	TIS.	C <sub>CARD</sub> ≤ 10 pF
Outputs CMD, DAT(referen	ced to CL	K)			
Output Delay time during Data Transfer Mode	toney.	*	18	ne	$C_{\rm L} \le 40~{\rm pF}$
Output Hold time	ton	4.5	2	118	$C_L \leq 40 \; pF$
Total System Capacitance for each line	C <sub>L</sub>	ě	40	pΕ	1 card

Note: The data signal timing in HS mode is different from that in DS mode. The output data and input data are referenced to the clock rising edge.

#### SDR25 Mode

The SDR25 mode is entered only after the voltage of the SDIO is switched. In this mode, the maximum interface clock frequency is 50 MHz. **Table 8-17** describes the clock restrictions.

Table 8-17 Clock parameters in SDR25 mode (VDDIO = 3.3 V)

Parameter	Symb	Min.	Max.	Unit	Remarks
Clock CLK (All values ar	e referenced	to min(	VIII) and e	nax(V <sub>IL</sub> )	
Clock frequency Date Transfer Mode	fige	in .	50	MHz	C <sub>CARD</sub> ≤ 10 pF
Clock low time	FWI.	7		ns	C <sub>CARD</sub> ≤ 10 pF
Clock high time	twii	7		ns	$C_{CARD} \le 10 \text{ pF}$
Clock rise time	FILH.	*	3	ns	$C_{CARD} \le 10 \text{ pF}$
Clock fall time	t <sub>1111.</sub>		3	125	$C_{CARD} \le 10 \text{ pF}$



Table 8-18 Clock parameters in SDR25 mode (VDDIO = 1.8 V)

Parameter	Symb	Min.	Max.	Unit	Remarks
Clock CLK (All values ar	e referenced	to min(	(m) and n	nax(V <sub>E.</sub> )	
Clock frequency Date Transfer Mode	fpp	*	50	MHz	C <sub>CARD</sub> ≤10 pF
Clock low time	twi	4	<u> </u>	ns	$C_{CARD} \le 10 \text{ pF}$
Clock high time	Da/16	4	÷	ns.	$C_{CARD} \le 10 \text{ pF}$
Clock rise time	tma		6	ns	$C_{CARD} \le 10 \text{ pF}$
Clock fall time	TTHIL.	*	6	ns	$C_{CARD} \le 10 \text{ pF}$

Table 8-19 Timing restrictions in SDR25 mode (VDDIO = 3.3 V)

Parameter	Symb ol	Min.	Max.	Unit	Remarks
Inputs CMD, DAT (reference	ed to CLI	9			4.0
Input set-up time	testi	3.5	÷	ns:	C <sub>CARD</sub> ≤ 10 pF
Input hold time	tim	0	+	ns	$C_{CARD} \le 10 \text{ pF}$
Outputs CMD, DAT(referer	iced to CL	K)			
Output Delay time during Data Transfer Mode	fonty	*	12	ms	$C_L \le 40 \text{ pF}$
Output Hold time	form	3		ns	$C_L \le 40 \text{ pF}$
Total System Capacitance for each line	CL	¥	40	pF	I card


Table 8-20 Timing restrictions in SDR25 mode (VDDIO = 1.8 V)

Parameter	Symb	Min.	Max.	Unit	Remarks
Inputs CMD, DAT (reference	ed to CLI	()			
Input set-up time	test	3.5		115	C <sub>CARD</sub> ≤ 10 pF
Input hold time	t <sub>iH</sub>	0	-	DS.	C <sub>CARD</sub> ≤ 10 pF
Outputs CMD, DAT (referer	iced to CL	K)			
Output Delay time during Data Transfer Mode	foncy	*	18	185	$C_L \le 40 \text{ pF}$
Output Hold time	ton	4.5		ns.	$C_L \leq 40~\mathrm{pF}$
Total System Capacitance for each line	C <sub>L</sub>	si.	40	pF	1 card
artistic de la constante de la	-	_		-	




### 7. Size reference

#### 7.1 Module Picture




# 7.2 Marking Description




Date code: XXXX 00 表示-00 机型.










# 8. The Key Material List

Item	Part Name	Description	Manufacturer		
1	PCB	H132A-S 4L FR4 12X12X0.8mm	XY-PCB,KX-PCB,Sunlord,SL-PCB		
2	Inductor	0603,4.7uH,20%,400mA	Sunlord,cenke,ceaya		
3	Shielding	H132A-S 屏蔽盖,洋白铜	信太,精力通		
4	Crystal	26MHZ 3225 10PPM 9PF	TKD,ECEC,HOSONIC,JWT		
5	Chipset	SV32WB01L,,QFN32	iCOMMSEMI		



# 9. Reference Design

1line SDIO Reference Design



Note:

SDIO 中断可以更换选择其他 GPIO 脚来实现;


Pin34 请预留 10K 下拉;



### 10. Recommended Reflow Profile

Referred to IPC/JEDEC standard.

Peak Temperature : <250°C Number of Times : ≤2 times





### 11. RoHS compliance


All hardware components are fully compliant with EU RoHS directive




### 12. Package

#### **12.1 Reel**


A roll of 1500pcs




### 12.2 Carrier Tape Detail









### 13. Moisture sensitivity

The Modules is a Moisture Sensitive Device level 3, in according with standard IPC/JEDEC J-STD-020, take care

all the relatives requirements for using this kind of components.

Moreover, the customer has to take care of the following conditions:

- a) Calculated shelf life in sealed bag: 12 months at <40°C and <90% relative humidity (RH)
- b) Environmental condition during the production:  $30^{\circ}\text{C}$  / 60% RH according to IPC/JEDEC J-STD-033A paragraph 5
- c) The maximum time between the opening of the sealed bag and the reflow process must be 168 hours if condition
- b) "IPC/JEDEC J-STD-033A paragraph 5.2" is respected
- d) Baking is required if conditions b) or c) are not respected
- e) Baking is required if the humidity indicator inside the bag indicates 10% RH or more

#### Single Modular approval Declaration letter

We, FN-LINK TECHNOLOGY LIMITED apply Single modular approval for

Product Name: WIFI module

*Model: H132A-S* 

FCC ID: <u>2AATL-H132AS</u>

According to 996369 D01 Module Equip Auth Guide v01r04 and 15.212 requirement:

1) The radio elements must have the radio frequency circuitry shielded. Physical components and tuning capacitor(s) may be located external to the shield, but must be on the module assembly;

Answer: Yes, Shielded for both side.

- 2) The module must have buffered modulation/data inputs to ensure that the device willcomply with Part 15 requirements with any type of input signal;
  Answer: Yes; All inputs to the modules are buffered through logic or microprocessor inputs.
- 3) The modular transmitter must have its own power supply regulation.

  Answer: Yes; A low drop out regulator is used for modular power supply regulation.
- 4) The module must contain a permanently attached antenna, or contain a unique antennaconnector, and be marketed and operated only with specific antenna(s), per Sections 15.203, 15.204(b), 15.204(c), 15.212(a), 2.929(b);

  Answer: Yes; Device is equipped with non-detachable external antenna.
- (5) The module must demonstrate compliance in a stand-alone configuration; Answer : Yes, distance between modular and all AEs are bigger than 10cm, refer to setup photo.
- (6) The module must be labeled with its permanently affixed FCC ID label, or use an electronic display (See KDB Publication 784748 about labelling requirements); Answer: Yes: The modular has a permanent fixed label, and below statement was listed in the UserManual; The host device must be labeled to display the FCC ID of the module "Contains FCC ID:2AATL-H132AS"
- (7) The module must comply with all specific rules applicable to the transmitter includingall the conditions provided in the integration instructions by the grantee; Answer: Yes: The module comply with all specific rules applicable to the transmitter including all the conditions provided in the integration instructions by the grantee, Refer to test report and user manual.
- (8) The module must comply with RF exposure requirements
  Answer: Yes; Transmitter meets MPE calculation of 47 CFR 1.1307. Refer to MPE

### Reports and Refer to modular installation manual

· Vinge

Please contact me if you have any further questions. Thanks for your attention. Best Regards,

<Signature>

Name: Jim Hu Title: Manager

Applicant Company: FN-LINK TECHNOLOGY LIMITED

#### 1. FCC Statement

**FCC Statement** 

FCC standards: FCC CFR Title 47 Part 15 Subpart C Section 15.247

Integral antenna with antenna gain 4dBi

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Any Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

Note: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection

against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- -Reorient or relocate the receiving antenna.
- -Increase the separation between the equipment and receiver.
- —Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- —Consult the dealer or an experienced radio/TV technician for help.

We will retain control over the final installation of the modular such that compliance of the end product is assured. In such cases, an operating condition on the limit modular approval for the module must be only approved for use when installed in devices produced by a specific manufacturer. If any hardware modify or RF control software modify will be made by host manufacturer, C2PC or new certificate should be apply to get approval, if those change and modification made by host manufacturer not expressly approved by the party responsible for compliance, then it is illegal.

**FCC Radiation Exposure Statement** 

This modular complies with FCC RF radiation exposure limits set forth for an uncontrolled environment. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter. If the FCC identification number is not visible when the module is installed inside another device, then the outside of the device into which the module is installed must also display a label referring to the enclosed module. This exterior label can use wording such as the following: "Contains Transmitter Module FCC ID: 2AATL-H132AS"

When the module is installed inside another device, the user manual of the host must contain below warning

#### statements:

- 1. This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:
- (1) This device may not cause harmful interference.
- (2) This device must accept any interference received, including interference that may cause undesired operation.

Note: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications.

However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- —Reorient or relocate the receiving antenna.
- —Increase the separation between the equipment and receiver.
- —Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- —Consult the dealer or an experienced radio/TV technician for help.
- 2. Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

The devices must be installed and used in strict accordance with the manufacturer's instructions as described in the user documentation that comes with the product.

Any company of the host device which install this modular with limit modular approval should perform the test of radiated & conducted emission and spurious emission, etc. according to FCC part 15C: 15.247 and 15.209 & 15.207,15B Class B requirement, Only if the test result comply with FCC part 15C: 15.247 and 15.209 & 15.207,15B Class B requirement, then the host can be sold legally.