




|               |                                                                              |
|---------------|------------------------------------------------------------------------------|
| Module Number | DIR-3060                                                                     |
| Product Type  | 4 LAN+1 WAN+2.4G 2T2R+5G Low Band 2T2R+5G High Band 4T4R<br>+WPS+RESET+POWER |


Revision History

| Version | Description     | Designer | Date       |
|---------|-----------------|----------|------------|
| 0.1     | Initial release | liuying  | 2017/03/09 |
|         |                 |          |            |
|         |                 |          |            |
|         |                 |          |            |
|         |                 |          |            |

|           |                 |                       |            |            |
|-----------|-----------------|-----------------------|------------|------------|
|           |                 | DIR-3060              |            |            |
|           |                 | Cover                 |            |            |
| Size<br>B | Document Number | Design By:<br>Liuying | Review By: | Rev<br>0.1 |
| Date:     | Sheet 1 of 23   |                       |            |            |







MT7621A Power On Sequence













Figure 3-16 Power ON Sequence

Table 3-17 Power ON Sequence Diagram Key


| Symbol | Description                             | Min | Max | Unit |
|--------|-----------------------------------------|-----|-----|------|
| t1     | 3.3V power on to digital core power     | 1   | -   | ms   |
| t2     | 1.2V power on to digital core power     | 1   | -   | ms   |
| t3     | 1.5/1.8V power on to digital core power | 1   | -   | ms   |
| t4     | 3.3V power on to PORST_N de-assertion   | 100 | -   | ms   |




## Console



|                                                                                       |                 |                   |            |     |
|---------------------------------------------------------------------------------------|-----------------|-------------------|------------|-----|
|  |                 | DIR-3060          |            |     |
|                                                                                       |                 | MT7621A_INTERFACE |            |     |
| Size                                                                                  | Document Number | Design By:        | Review By: | Rev |
| C                                                                                     |                 | Ilyuyng           |            | 0.1 |
| Date:                                                                                 |                 | Sheet             | 5 of 23    |     |








# RGMI Interface




|                               |                 |                       |            |            |
|-------------------------------|-----------------|-----------------------|------------|------------|
| <b>T&amp;W</b><br>ELECTRONICS |                 | DIR-3060              |            |            |
|                               |                 | MT7621A_RGMII         |            |            |
| Size<br>A                     | Document Number | Design By:<br>liuying | Review By: | Rev<br>0.1 |
| Date:                         |                 | Sheet 7 of 23         |            |            |

## MT7621 Power











Boot Strapping


| Pin Name                                | Description    | Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                         |
|-----------------------------------------|----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| SPI_CLK                                 | DRAM_FROM_EE   | For non scan mode:<br>0: DRAM/PLL configuration from EEPROM<br>1: DRAM configuration from Auto Detect                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | For FT mode:<br>0: SUTIF<br>1: 3-wire SPI                                                                                               |
| {SPI_CS1_N,<br>SPI_CS0_N,<br>MDC }      | XTAL_MODE      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 100: 40 MHz, Single end input<br>101: 40 MHz, differential input<br>110: 25 MHz, Self Oscillation mode<br>111: 25 MHz, Single end input |
| PERST_N                                 | OCP_RATIO      | 0: 1:3<br>1: 1:4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                         |
| TXD2                                    | DRAM_TYPE      | 0: DDR3<br>1: DDR2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                         |
| {RTS2_N,<br>RTS3_N,<br>TXD1,<br>GPIO0 } | CHIP_MODE[3:0] | 0000: Normal / Boot from SPI 4-byte address and XTAL clock<br>0001: Normal / Boot from ROM (NAND page 2k+64 bytes)<br>0010: Normal / Boot from SPI 3-byte address<br>0011: Normal / Boot from SPI 4-byte address<br>0100: iNIC RGMII / Boot from ROM<br>0101: iNIC MII / Boot from ROM<br>0110: iNIC RVMI / Boot from ROM<br>0111: iNIC PHY / Boot from ROM<br>1000: iNIC RGMII / Boot from ROM and XTAL clock<br>1001: Normal / Boot from internal SRAM<br>1010: Normal / Boot from ROM (NAND page 2k+128 bytes)<br>1011: Normal / Boot from ROM (NAND page 4k+128 bytes)<br>1100: Normal / Boot from ROM (NAND page 4k+224 bytes)<br>1101: Debug mode<br>1110: Scan mode<br>1111: Final Test |                                                                                                                                         |


Giga Switch Hardware Trap

| Pin Name | Trap       | Fuction         | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Default |
|----------|------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|
| P0_LED_0 | HWTRAP[0]  | HT_CHIP_MODE[0] | chip_mode[3:0]<br>4'b0000: IDDQ mode<br>4'b0001: ITEST mode<br>4'b0010: NANDTREE mode<br>4'b0011: RING mode (both IO and std-cell)<br>4'b0100: MBIST<br>4'b0101: SCAN mode (internal)<br>4'b0110: SCAN-COMP mode (compression)<br>4'b0111: SCAN-MBIST-OLT mode<br>4'b1000: AFE-OLT mode<br>4'b1001: GPHY ATE mode<br>4'b1010: GPHY ADUMP mode<br>4'b1011: GPHY ADUMP probe mode<br>4'b1100: Reserved<br>4'b1101: Reserved<br>4'b1110: bootup probe mode<br>4'b1111: normal mode | 4'b1111 |
| P1_LED_0 | HWTRAP[1]  | HT_CHIP_MODE[1] |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |         |
| P2_LED_0 | HWTRAP[2]  | HT_CHIP_MODE[2] |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |         |
| P0_LED_1 | HWTRAP[3]  | HT_CHIP_MODE[3] |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |         |
| P3_LED_0 | HWTRAP[9]  | HT_XTAL_FSEL[0] | External Crystal Frequency Selection<br>xtal_freq_sel[1:0]<br>2'b01: 20MHz<br>2'b10: 40MHz<br>2'b11: 25MHz                                                                                                                                                                                                                                                                                                                                                                      | 2'b10   |
| P4_LED_0 | HWTRAP[10] | HT_XTAL_FSEL[1] |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |         |











12V to 1.1V DC-DC Converter

1.1V MT7615E Core


1.1V/3000mA Max.








1.68V/1600mA Max.



External DC/DC to 1.6V











|                               |                 |                       |            |            |
|-------------------------------|-----------------|-----------------------|------------|------------|
| <b>T&amp;W</b><br>ELECTRONICS |                 | DIR-3060              |            |            |
|                               |                 | Power_2G              |            |            |
| Size<br>B                     | Document Number | Design By:<br>liuying | Review By: | Rev<br>0.1 |
| Date:                         |                 | Sheet<br>16           | of<br>23   |            |



|                               |                 |                       |            |            |
|-------------------------------|-----------------|-----------------------|------------|------------|
| <b>T&amp;W</b><br>ELECTRONICS |                 | DIR-3060              |            |            |
|                               |                 | 2G_Config             |            |            |
| Size<br>A                     | Document Number | Design By:<br>liuying | Review By: | Rev<br>0.1 |
| Date:                         |                 | Sheet                 | 17 of 23   |            |






WF0\_AUX\_RFIO\_A >> WF0\_AUX\_RFIO\_A 18  
WF0\_RFIO\_A >> WF0\_RFIO\_A 18

WF1\_AUX\_RFIO\_A >> WF1\_AUX\_RFIO\_A 18  
WF1\_RFIO\_A >> WF1\_RFIO\_A 18

WF2\_AUX\_RFIO\_A >> WF2\_AUX\_RFIO\_A 18  
WF2\_RFIO\_A >> WF2\_RFIO\_A 18

WF3\_AUX\_RFIO\_A >> WF3\_AUX\_RFIO\_A 18  
WF3\_RFIO\_A >> WF3\_RFIO\_A 18




12V to 1.1V DC-DC Converter

1.1V MT7615E Core

1.1V/3000mA Max.

$$V_{out} = 0.765 \cdot (1 + P4R2/P4R3) = 1.01V$$



The feedback circuit is shown as Figure 2.












Figure 2— Feedback Network



|                               |                 |                       |            |            |
|-------------------------------|-----------------|-----------------------|------------|------------|
| <b>T&amp;W</b><br>ELECTRONICS |                 | DIR-3060              |            |            |
|                               |                 | Power_5G              |            |            |
| Size<br>B                     | Document Number | Design By:<br>liuying | Review By: | Rev<br>0.1 |
| Date:                         | Sheet 21 of 23  |                       |            |            |



|                               |                 |                       |            |            |
|-------------------------------|-----------------|-----------------------|------------|------------|
| <b>T&amp;W</b><br>ELECTRONICS |                 | DIR-3060              |            |            |
|                               |                 | Config_5G             |            |            |
| Size<br>A                     | Document Number | Design By:<br>liuying | Review By: | Rev<br>0.1 |
| Date:                         |                 | Sheet 22 of 23        |            |            |



|                               |                 |                       |            |            |
|-------------------------------|-----------------|-----------------------|------------|------------|
| <b>T&amp;W</b><br>ELECTRONICS |                 | DIR-3060              |            |            |
|                               |                 | Duplexer              |            |            |
| Size<br>B                     | Document Number | Design By:<br>liuying | Review By: | Rev<br>0.1 |
| Date:                         |                 | Sheet 23 of 23        |            |            |