# Pankore

# PKM8720DF-C13-F10

# DATASHEET

Rev. 1.0 Dec. 10, 2022



PanKore Integrated Circuit Technology co. Ltd.

Room168, Building 2, No. 128, West Shenhu Road, Suzhou Industrial Park, Suzhou City, Jiangsu Province, China



### COPYRIGHT

©2022 PanKore Integrated Circuit Technology co. Ltd. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of PanKore Integrated Circuit Technology co. Ltd.

### DISCLAIMER

# Please Read Carefully:

PanKore Integrated Circuit Technology co. Ltd, (PanKore) reserves the right to make corrections, enhancements, improvements and other changes to its products and services. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Reproduction of significant portions in PanKore data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. PanKore is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions.

Buyers and others who are developing systems that incorporate PanKore products (collectively, "Customers") understand and agree that Customers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Customers have full and exclusive responsibility to assure the safety of Customers' applications and compliance of their applications (and of all PanKore products used in or for Customers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Customer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Customer agrees that prior to using or distributing any applications that include PanKore products, Customer will thoroughly test such applications and the functionality of such PanKore products as used in such applications.

PanKore's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation kits, (collectively, "Resources") are intended to assist designers who are developing applications that incorporate PanKore products; by downloading, accessing or using PanKore's Resources in any way, Customer (individually or, if Customer is acting on behalf of a company, Customer's company) agrees to use any particular PanKore Resources solely for this purpose and subject to the terms of this Notice.

PanKore's provision of PanKore Resources does not expand or otherwise alter PanKore's applicable published warranties or warranty disclaimers for PanKore's products, and no additional obligations or liabilities arise from PanKore providing such PanKore Resources. PanKore reserves the right to make corrections, enhancements, improvements and other changes to its PanKore Resources. PanKore has not conducted any testing other than that specifically described in the published documentation for a particular PanKore Resource.

Customer is authorized to use, copy and modify any individual PanKore Resource only in connection with the development of applications that include the PanKore product(s) identified in such PanKore Resource. No other license, express or implied, by estoppel or otherwise to any other PanKore intellectual property right, and no license to any technology or intellectual property right of PanKore or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which PanKore products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of PanKore Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from PanKore under the patents or other PanKore's intellectual property.

PanKore's Resources are provided "as is" and with all faults. PanKore disclaims all other warranties or representations, express or implied, regarding resources or use thereof, including but not limited to accuracy or completeness, title, any epidemic failure warranty and any implied warranties of merchantability, fitness for a particular purpose, and non-infringement of any third party intellectual property rights.

PanKore shall not be liable for and shall not defend or indemnify Customer against any claim, including but not limited to any infringement claim that related to or is based on any combination of products even if described in PanKore Resources or otherwise. In no event shall PanKore be liable for any actual, direct, special, collateral, indirect, punitive, incidental, consequential or exemplary damages in connection with or arising out of PanKore's Resources or use thereof, and regardless of whether PanKore has been advised of the possibility of such damages. PanKore is not responsible for any failure to meet such industry standard requirements.

Where PanKore specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Customers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any PanKore products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death. Such equipment includes, without limitation, all medical devices identified by the U.S. FDA as Class III devices and equivalent classifications outside the U.S.

Customers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Customers' own risk. Customers are solely responsible for compliance with all legal and regulatory



requirements in connection with such selection.

Customer will fully indemnify PanKore and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

## TRADEMARKS

PanKore is a trademark of PanKore Integrated Circuit Technology co. Ltd. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

# USING THIS DOCUMENT

This document is intended for the software engineer's reference and provides detailed programming information.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

# **Contact Us**

- Official website: <u>https://www.realmcu.com</u>
- Development documents: <u>https://www.realmcu.com/en/Home/DownloadList</u>
- Official forum: <u>https://www.realmcu.com/community/cimd</u>
- Sample purchase: <u>https://shop467975900.taobao.com</u>
- Business cooperation: <u>sales@pankore.com</u>
- Technical support: <u>support@pankore.com</u>



# Contents

Cor	ntact Us	4
Cor	ntents	5
1	Module Overview	6
1.1 1.2		
2	Module Block Diagram	7
3	Module Pin Definition	8
3.1 3.2 3.2. 3.2.	Module Pin Description         .1       Pin Description         .2       Strapping Pins	
4	RF Characteristic	
4.1 4.1.		
4.1.	·	
4.1.	·	
4.1.	·	
4.2		
4.2.	.1 Bluetooth LE RF Transmitter Specification	
4.2.	.2 Bluetooth LE RF Receiver Specification	
5	Module Electrical Characteristics	13
5.1	Module Operating Conditions	
5.2		
6	Module Schematics	14
6.1	Module Internal Schematics	
6.2	Module Reference Schematics	
7	Physical Dimensions	15
8	Product Handling	16
8.1	Storage Conditions	
8.2	Production Instructions	
8.3	Recommended Oven Temperature Curve	
Rev	vision History	18



# 1 Module Overview

# 1.1 General Description

The PKM8720DF-C13-F10 is a multi-radio MCU module. With the open CPU architecture, customers can develop advanced applications running on the dual-core 32-bit MCU. The radio provides support for Wi-Fi 802.11 a/b/g/n in the 2.4GHz/5GHz band and BLE 5.0 communications. The rich set of peripherals and high performance make it an ideal choice for smart homes, industrial automation, consumer electronics, etc.

# 1.2 Features

# **Chipset and Memory:**

- RTL8720DF-VT1-CG (named RTL8720DF thereafter) chipset embedded, dual-core processor: KM4 up to 200MHz, KM0 up to 20MHz
- KM4 on-chip memory: up to 512KB SRAM
- KM0 on-chip memory: up to 64KB SRAM
- 4MB Flash

# Wi-Fi:

- 802.11 a/b/g/n 1x1, 2.4GHz & 5GHz
- Center frequency range of operating channel: 2412MHz ~ 2462MHz, 5180MHz ~ 5240MHz, 5745MHz ~ 5825MHz
- Support 20MHz/40MHz bandwidth, up to the data rate of MCS7
- Wi-Fi WEP, WPA, WPA2, WPA3, WPS; open, shared key, and pair-wise key authentication services
- Support low power Tx/Rx for short-range application
- Frame aggregation for increased MAC efficiency (A-MSDU, A-MPDU)

# Bluetooth Low Energy:

- Bluetooth LE: Bluetooth 5.0
- Speed: 1Mbps, and 2Mbps
- Support LE secure connections
- Support LE scatternet
- Support 3 Master links/1 Slave link
- Co-existence RF design between Wi-Fi and Bluetooth

## Peripherals:

- 4x UART interface, baud rate up to 6MHz
- 2 x I2C, two speed modes: standard up to 10Kbps, fast up to 400Kbps
- 2 x SDIO Host/SDIO 2.0 Device, clock up to 50MHz
- 3 x SPI Master/Slave, baud rate up to 50MHz
- 1 x USB 2.0 HS/FS/LS mode
- 11 x PWM with configurable duration and duty cycle from 0 ~ 100%
- 19 x programmable GPIOs
- KM4 and KM0 both have a GDMA controller, each with 6 channels

# Antenna Option:

On-board PCB antenna

# **Operating Conditions:**

- Operating input voltage: (3.3 ± 10%)V
- Operating ambient temperature: -40°C to 105°C



Datasheet

# 2 Module Block Diagram

This module includes the chipset, crystal component, R/L/C components for RF matching, decoupling and RF radio antenna.




Figure 1. Block Diagram

t is subject to legal disclaim



# **3** Module Pin Definition

# 3.1 Module Pin Layout

This module has 22 pins.




Figure 2. Module Pin Layout (Top View)

# 3.2 Module Pin Description

# 3.2.1 Pin Description

Table 1.	Pin Description
----------	-----------------

Pin Name	Pin No.	Туре	Description
B_2	1	I/O	GPIOB_2/UART_RXD
B_1	2	I/O	GPIOB_1/UART_TXD
EN	3	I	<ul> <li>High: Enable the chip.</li> <li>Low: Module power off.</li> </ul>
B_3	4	I/O	GPIOB_3/SWD_CLK
A_8	5	I/O	GPIOA_8/UART_LOG_RXD
A_12	6	I/O	GPIOA_12/SPI_MOSI
A_13	7	I/O	GPIOA_13/SPI_MISO
VCC	8	Р	Power Supply
A_14	9	I/O	GPIOA_14/SPI_CLK/UART_RTS
A_15	10	I/O	GPIOA_15/SPI_CS/UART_CTS
A_26	11	I/O	GPIOA_26/HSDP
A_25	12	I/O	GPIOA_25/HSDM
A_27	13	I/O	GPIOA_27/SWD_DAT
A_28	14	I/O	GPIOA_28/RREF
GND	15	Р	Ground
B_20	16	I/O	GPIOB_20/SDIO_CMD
A_7	17	I/O	GPIOA_7/UART_LOG_TXD

All information provided in this document is subject to legal disclaimers.



# 錯誤! 使用 [常用] 索引標籤將 标题 1 套用到您想要在此處顯示的文字。

B_21	18	I/O	GPIOB_21/SDIO_CLK
B_22	19	I/O	GPIOB_22/SDIO_D0
B_23	20	I/O	GPIOB_23/SDIO_D1
B_18	21	I/O	GPIOB_18/SDIO_D2
B_19	22	I/O	GPIOB_19/SDIO_D3

NOTE

Datasheet

- P: power supply
- I: input
- *0*: output

# 3.2.2 Strapping Pins

This module has 2 strapping pins.

Table 2. Strapping Pin

Pin Name	Pin No.	Default State	Description
A 7	17	Pull up	1: Normal mode (default)
A_7	1/	Pullup	0: Flash download mode
A 27	13	Dullum	1: Normal mode (default)
A_27		Pull up	0: Test mode

t is subject to legal disclaim

All information provided in this docur



# 4 **RF Characteristic**

# 4.1 Wi-Fi Radio Standard

Wi-Fi Wireless Standard	Description
Wi-Fi frequency range	<ul> <li>2412MHz ~ 2462MHz (2.4GHz ISM Band)</li> <li>5180MHz ~ 5240MHz, 5745MHz ~ 5825MHz(5GHz)</li> </ul>
Wi-Fi wireless standard	IEEE 802.11 a/b/g/n
Wi-Fi wireless standard Modulation	DSSS, DBPSK, DQPSK, CCK and OFDM (BPSK/QPSK/16-QAM/64-QAM)
Wi-Fi wireless data rate	<ul> <li>802.11a: 6/9/12/18/24/36/48/54 Mbps</li> <li>802.11b: 1/2/5.5/11 Mbps</li> <li>802.11g: 6/9/12/18/24/36/48/54 Mbps</li> <li>802.11n: HT20 MCS0-7, HT40 MCS0-7</li> </ul>

# Table 3. Wi-Fi Radio Standard

# 4.1.1 Wi-Fi 2.4GHz Band RF Transmitter Specification

Parameter	Condition	Min.	Тур.	Max.	Unit
Frequency Range	-	2412	-	2484	MHz
	1 Mbps DSSS	-	20	-	dBm
	11 Mbps DSSS	-	18	-	dBm
	6 Mbps OFDM	-	19	-	dBm
Tx power at the antenna port for	54 Mbps OFDM	-	17	-	dBm
the highest power level (25°C)	HT20 MCS0	-	18	-	dBm
	HT20 MCS7	-	16	-	dBm
	HT40 MCS0	-	18	-	dBm
	HT40 MCS7	-	16	-	dBm
	1 Mbps DSSS	-	8	-	%
	11 Mbps DSSS	-	8	-	%
	6 Mbps OFDM	-	-5	-	dB
Tx EVM	54 Mbps OFDM	-	-25	-	dB
	HT20 MCS0	-	-5	-	dB
	HT20 MCS7	-	-28	-	dB
	HT40 MCS0	-	-5	-	dB
	HT40 MCS7	-	-28	-	dB
Carrier Suppression		-	-	-30	dBc
Harmonia Output Dowor	2nd Harmonic	-	-	-45	dBm/MHz
Harmonic Output Power	3rd Harmonic	-	-	-45	dBm/MHz

# Table 4. Wi-Fi 2.4GHz Transmitter Performance Specification

# 4.1.2 Wi-Fi 2.4GHz Band RF Receiver Specification

Parameter	Condition	Min.	Тур.	Max.	Unit
Frequency Range	-	2412	-	2484	MHz
	1 Mbps DSSS	-	-96	-	dBm
802.11b	2 Mbps DSSS	-	-94	-	dBm
Rx Sensitivity (8% PER)	5.5 Mbps DSSS	-	-92	-	dBm
	11 Mbps DSSS	-	-89	-	dBm
	6 Mbps OFDM	-	-93	-	dBm
802.11g	9 Mbps OFDM	-	-92	-	dBm
Rx Sensitivity (10% PER)	12 Mbps OFDM	-	-91	-	dBm
	18 Mbps OFDM	-	-88	-	dBm

Table 5. Wi-Fi 2.4GHz Receiver Performance Specification



# 錯誤! 使用 [常用] 索引標籤將 标题 1 套用到您想要在此處顯示的文字。

	24 Mbps OFDM	-	-85	-	dBm
	36 Mbps OFDM	-	-82	-	dBm
	48 Mbps OFDM	-	-77	-	dBm
	54 Mbps OFDM	-	-75	-	dBm
	HT20 MCS0	-	-93	-	dBm
	HT20 MCS1	-	-90	-	dBm
	HT20 MCS2	-	-87	-	dBm
	HT20 MCS3	-	-84	-	dBm
	HT20 MCS4	-	-81	-	dBm
	HT20 MCS5	-	-76	-	dBm
	HT20 MCS6	-	-75	-	dBm
802.11n	HT20 MCS7	-	-73	-	dBm
Rx Sensitivity (10% PER)	HT40 MCS0	-	-91	-	dBm
	HT40 MCS1	-	-87	-	dBm
	HT40 MCS2	-	-84	-	dBm
	HT40 MCS3	-	-81	-	dBm
	HT40 MCS4	-	-78	-	dBm
	HT40 MCS5	-	-73	-	dBm
	HT40 MCS6	-	-72	-	dBm
	HT40 MCS7	-	-70	-	dBm
	1 Mbps DSSS	-	-	0	dBm
	11 Mbps DSSS	-	-	0	dBm
Maximum Dagaiya Lays	6Mbps OFDM	-	-	0	dBm
Maximum Receive Level	54Mbps OFDM	-	-	0	dBm
	MCS 0	-	-	0	dBm
	MCS 7	-	-	0	dBm

# 4.1.3 Wi-Fi 5GHz Band RF Transmitter Specification

Table 6.	Wi-Fi 5GHz Transmitter Performance Specification

Parameter	Condition	Min.	Тур.	Max.	Unit
Frequency Range	-	5180	-	5825	MHz
	6 Mbps OFDM	-	17	-	dBm
	54 Mbps OFDM	-	13	-	dBm
Tx power at the antenna port for	HT20 MCS0	-	15	-	dBm
the highest power level (25°C)	HT20 MCS7	-	12	-	dBm
	HT40 MCS0	-	15	-	dBm
	HT40 MCS7	-	12	-	dBm
	6 Mbps OFDM	-	-5	-	dB
	54 Mbps OFDM	-	-25	-	dB
Tx EVM	HT20 MCS0	-	-5	-	dB
	HT20 MCS7	-	-28	-	dB
	HT40 MCS0	-	-5	-	dB
	HT40 MCS7	-	-28	-	dB
Carrier Suppression		-	-	-30	dBc

# 4.1.4 Wi-Fi 5GHz Band RF Receiver Specification

Table 7. WI-FI SONZ Receiver Performance Specification	Table 7.	Wi-Fi 5GHz Receiver Performance Specification	
--	----------	---	--

Parameter	Condition	Min.	Тур.	Max.	Unit
Frequency Range	-	5180	-	5825	MHz
	6 Mbps OFDM	-	-91	-	dBm
802 112	9 Mbps OFDM	-	-91	-	dBm
802.11g Rx Sensitivity (10% PER)	12 Mbps OFDM	-	-90	-	dBm
RX Sensitivity (10% PER)	18 Mbps OFDM	-	-87	-	dBm
	24 Mbps OFDM	-	-84	-	dBm

All information provided in this document is subject to legal disclaimers.



					1
	36 Mbps OFDM	-	-81	-	dBm
	48 Mbps OFDM	-	-76	-	dBm
	54 Mbps OFDM	-	-74	-	dBm
	HT20 MCS0	-	-91	-	dBm
	HT20 MCS1	-	-89	-	dBm
	HT20 MCS2	-	-86	-	dBm
	HT20 MCS3	-	-83	-	dBm
	HT20 MCS4	-	-80	-	dBm
	HT20 MCS5	-	-75	-	dBm
	HT20 MCS6	-	-73	-	dBm
802.11n	HT20 MCS7	-	-72	-	dBm
Rx Sensitivity (10% PER)	HT40 MCS0	-	-89	-	dBm
	HT40 MCS1	-	-86	-	dBm
	HT40 MCS2	-	-83	-	dBm
	HT40 MCS3	-	-80	-	dBm
	HT40 MCS4	-	-77	-	dBm
	HT40 MCS5	-	-72	-	dBm
	HT40 MCS6	-	-71	-	dBm
	HT40 MCS7	-	-69	-	dBm
	6Mbps OFDM	-	-	0	dBm
	54Mbps OFDM	-	-	0	dBm
Maximum Receive Level	MCS 0	-	-	0	dBm
	MCS 7	-	-	0	dBm

# 4.2 Bluetooth LE Radio Standard

# 4.2.1 Bluetooth LE RF Transmitter Specification

Parameter	ter Condition		Тур.	Max.	Unit
Frequency Range	-	2402	-	2480	MHz
T. O. track Decom	LE1M	10	4.5	10	d D
Tx Output Power	LE2M	-10	4.5	10	dBm
	ΔF1 Avg.	225	-	275	kHz
Modulation Characteristics (LE1M)	ΔF2 Max.	185	-	-	kHz
	Modulation Index (ΔF2 Avg./ΔF1 Avg.)	0.8	-	-	
Modulation Characteristics (LE2M)	ΔF1 Avg.	450	-	550	kHz
	ΔF2 Max.	370	-	-	kHz
	Modulation Index (ΔF2 Avg./ΔF1 Avg.)	0.8	-	-	
	ΔF1 Avg.	247.5	-	252.5	kHz
Modulation Characteristics	ΔF2 Max.	185	-	-	kHz
Stable Modulation (LE1M)	Modulation Index (ΔF2 Avg./ΔF1 Avg.)	0.8	-	-	
	ΔF1 Avg.	495	-	505	kHz
Modulation Characteristics	ΔF2 Max.	370	-	-	kHz
Stable Modulation (LE2M)	Modulation Index (ΔF2 Avg./ΔF1 Avg.)	0.8	-	-	

# Table 8. Bluetooth LE Transmitter Performance Specification

# 4.2.2 Bluetooth LE RF Receiver Specification

Table 9.	Bluetooth LE Receiver Performance Specification
----------	---

Parameter	Condition	Min.	Тур.	Max.	Unit
Frequency Range	-	2402	-	2480	MHz
By Consistivity @20.90/ DED	LE1M	-	-99	-	dBm
Rx Sensitivity @30.8% PER	LE2M	-	-95	-	авт



Datasheet

# 5 Module Electrical Characteristics

# 5.1 Module Operating Conditions

Table 10. Thouald operating contaitions	Table 10.	Module	Operating	Conditions
---	-----------	--------	-----------	------------

Symbol	Parameter	Min.	Тур.	Max.	Units
VCC	Power supply voltage	3.0	3.3	3.6	V
Та	Ambient operating temperature	-20	-	85	°C
Ts	Storage temperature	-40	-	125	°C

# 5.2 Module DC Characteristics

Table 11.	DC Characteristic	(3.3V,	25°C)
		( /	/

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
VIH	Input-High Voltage	LVTTL	2.0	-	-	V
VIL	Input-Low Voltage	LVTTL	-	-	0.8	V
VOH	Output-High Voltage	LVTTL	2.4	-	-	V
VOL	Output-Low Voltage	LVTTL	-	-	0.4	V
VT+	Schmitt-trigger High Level	-	1.78	1.87	1.97	V
VT-	Schmitt-trigger Low Level	-	1.36	1.45	1.56	V
IIL	Input-Leakage Current	VIN=3.3V or 0	-10	±1	10	μΑ

nt is subject to legal disclaimers

All information provided in this doc



# 6 Module Schematics

# 6.1 Module Internal Schematics




Figure 3. Module internal schematics

# 6.2 Module Reference Schematics




Figure 4. Module Reference schematics

Datasheet

# 7 Physical Dimensions

Module dimension:  $24 \pm 0.2$ mm (L) x 16  $\pm 0.2$ mm (W) x 2.3  $\pm 0.1$ mm (H)




Figure 5. Module Physical Dimensions

subject to legal disclaimers

All information provided in this




# 8 Product Handling

# 8.1 Storage Conditions

The storage conditions for a delivered module:

- Moisture sensitive level (MSL): 3
- Calculated shelf life in sealed bag: 12 months at <40°C and <90% relative humidity (RH)
- Peak package body temperature: 260°C
- A humidity indicator card (HIC) in the packaging bag.



- After bag is opened, the module that will be subjected to reflow solder or other high temperature process must be
   Mounted within: 168 hours of factory conditions ≤30°C/60% RH, or
  - Stored per J-STD-033
- The module needs to be baked in the following cases:
  - The packaging bag is damaged before unpacking.
  - There is no humidity indicator card (HIC) in the packaging bag.
  - After unpacking, circles of 10% and above on the HIC become pink.
  - The total exposure time has lasted for over 168 hours since unpacking.
  - More than 12 months have passed since the sealing of the bag.
- If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure.

# NOTE

Level and body temperature are defined by IPC/JEDECJ-STD-020.

# 8.2 Production Instructions

- The PKM8720F-C13-F10 module can be packaged with the SMT process according to the customer's PCB designed to be SMT-packaged. After being unpacked, the module must be soldered within 24 hours. Otherwise, it needs to be put into the drying cupboard where the relative humidity is not greater than 10%; or it needs to be packaged again under vacuum and the exposure time needs to be recorded (the total exposure time cannot exceed 168 hours).
  - SMT devices needed:
  - Mounter
    - SPI
    - Reflow soldering machine
    - Thermal profiler
  - Automated optical inspection (AOI) equipment
  - Baking devices needed:
    - Cabinet oven
    - ◆ Anti-electrostatic and heat-resistant trays
    - Anti-electrostatic and heat-resistant gloves
- Baking settings:
  - Temperature: 40°C and ≤ 5% RH for reel package and 125°C and ≤5% RH for tray package (use the heat-resistant tray rather than a plastic container)
  - Time: 168 hours for reel package and 12 hours for tray package
  - Alarm temperature: 50°C for reel package and 135°C for tray package
  - Production-ready temperature after natural cooling: < 36°C
  - Re-baking situation: If a module remains unused for over 168 hours after being baked, it needs to be baked again.
  - If a batch of modules is not baked within 168 hours, do not use the wave soldering to solder them. Because these modules are Level-3 moisture-sensitive devices, they are very likely to get damp when exposed beyond the allowable time. In this case, if they are soldered at high temperatures, it may result in device failure or poor soldering.
- In the whole production process, take electrostatic discharge (ESD) protective measures.



• To guarantee the passing rate, it is recommended to use the SPI and AOI to monitor the quality of solder paste printing and mounting.

# 8.3 Recommended Oven Temperature Curve

There are some differences between the set temperatures and the actual temperatures. All the temperatures listed in this datasheet are obtained through actual measurements.

For the SMT process, set oven temperatures according to Figure 6.




Figure 6. Reflow Soldering Curve Diagram

- D: Rising speed = (1 ~ 3)°C/s, 20°C ~ 150°C, 60s ~ 90s
- E: Average preheating temperature = 150°C ~ 200°C, 60s ~ 120s
- F: Temperature fluctuation > 217°C, 50s to 70s; peak temperature = 235°C ~ 245°C
- H: Drop speed = (1 ~ 4)°C/s

Datashee

Adjust the balance time to ensure the rationalization treatment of gas when tin paste solves. If there are too much gaps on the PCB board, increase the balance time. Considering that the product is long placed in the welding area, to prevent components and bottom plate from damage.

All information provided in

<sup>6</sup> NOTE



# **Revision History**

Data	Revision	Change Note
2022-12-10	1.0	Initial release



# PKM8720DF-C13-F10

# **Build and Debug Environment Setup – IAR**

This document illustrates how to build Realtek low power Wi-Fi software under IAR SDK environment.

# **1** IAR Build Environment Setup

This chapter illustrates how to setup IAR development environment for Realtek Ameba-D SDK, including building projects, downloading images and debugging.

# 1.1 Requirement

# 1.1.1 IAR Embedded Workbench

IAR provides an IDE environment for code building, downloading, and debugging. Check "IAR Embedded Workbench" on <u>http://www.iar.com/</u>, and a trail version is available for 30 days.

Note: To support ARMv8-M with Security Extension (Ameba-D HS CPU, also called KM4), IAR version must be 8.30 or higher.

# 1.1.2 J-Link


If you need to download images or debug code for Ameba-D with IAR, then a J-Link adapter is necessary.

Note: For Ameba-D CPU, the J-Link version must be v9 or higher.

# 1.1.3 Module or Development Board

PKE8720DF-C13-F10 is a development board designed by Realsil. The PKM8720DF-C13-F10 module is directly attached to the development board, and development board is designed with USB, RGB, LED and key. These peripherals communicate with the module through GPIOs, and the development board can be connected to the computer through USB. The module and peripherals can be controlled and tested by commands from the computer.

After the module is installed, it can communicate with the computer to verify whether it is installed correctly, such as controlling the wifi/BT on the module to TX/RX, or controlling GPIOs to make RGB appear in different colors to determine whether the corresponding GPIOs control is normal. Below is an explanation of module WIFI testing.



# 1.2 Hardware Configuration

The hardware block diagram of Ameba-D demo board is shown in Fig 1-1.

- USB TO UART: supply power and print logs, baud rate is 115200 bps.
- SWD: SWD interface, used for image downloading and debugging with IAR.
- Reset button: reset Ameba-D to run firmware after IAR completes downloading.




Fig 1-1 Ameba-D demo board

# 1.2.1 Antenna description

The DUT has one types of antenna, both of which are 2.4 & 5GHz dual band antennas. The information is as follows. PIFA & Dipole antennas are connected with module by RF test point.

1) PCB Onboard Antenna, 2.4G peak gain 2.4dbi, 5G peak gain 3.8dbi.

# 1.2.2 Connecting with J-Link

Refer to Fig 1-2 and Fig 1-3 to connect Ameba-D SWD interface with J-Link.




Fig 1-2 J-Link and SWD connection diagram



Fig 1-3 J-Link and Ameba-D SWD connection

# 1.3 How to Use IAR SDK?

# **1.3.1** IAR Project Introduction

Because Ameba-D is a dual-core CPU platform, two workspaces are provided to build for each core in project\realtek\_amebaD\_va0\_example\EWARM-RELEASE.

- Project\_lp\_release.eww (KM0 workspace) contains the following projects:
  - km0\_bootloader
  - km0\_application
- Project\_hp\_release.eww (KM4 workspace) contains the following projects:
  - km4\_bootloader
  - km4\_application
  - km4\_secure

Each project in KM4 workspace has different build configurations, as Table 1-1 shows.

Project	Build Configuration	Configure TrustZone	Enable MP
km4_bootloader	km4_bootloader - is1	Ν	Ν
	km4_bootloader - tz <sup>2</sup>	Υ	N
km4_application	km4_application - is	Ν	N
	km4_application - tz	Υ	N
	km4_application - is (mp <sup>3</sup> )	Ν	Y
	km4_application - tz (mp)	Υ	Y
km4_secure	km4_secure - tz	Y	N
	km4_secure - tz (mp)	Υ	Y

Table 1-1 Build configurations for KM4 project

Note:

- 1. The configuration items with "-is" are ignore secure configuration, which are designed for applications that do not use TrustZone.
- 2. The configuration items with "-tz" are TrustZone configuration, which are designed for applications that use TrustZone.
- 3. The configuration items with "mp" are mass production configuration, which are designed for generating MP image.
- For applications that do not use TrustZone, users should apply ignore secure configurations as Table 1-2 shows. The km4\_secure project which contains Trustzone-protected code, is not used.
- For applications that use TrustZone, users should apply TrustZone configurations as Table 1-2 shows.

Project	TrustZone	Normal Image	MP Image
km4_bootloader	Ν	km4_bootloader - is	km4_bootloader - is
	Y	km4_bootloader - tz	km4_bootloader - tz
km4_application	Ν	km4_application - is	km4_application - is (mp)
	Y	km4_application - tz	km4_application - tz (mp)
km4_secure	Y	km4_secure - tz	km4_secure - tz (mp)

Table 1-2 Configurations for project with/without TrustZone

At the top of the Workspace window, there is a drop-down list where you can choose a build configuration for a specific project.




Fig 1-4 How to choose a build configuration

# 1.3.2 IAR Build

When building SDK for the first time, you should build both KM0 project and KM4 project. Other times, you only need to rebuild the modified project.

# 1.3.2.1 Building KM0 Project

The following steps show how to build KM0 project:

- (1) Open project\realtek\_amebaD\_va0\_example\EWARM-RELEASE\Project\_lp\_release.eww.
- (2) Make sure km0\_bootloader and km0\_application are in Workspace. Click Project > Options, General Options > Target > Processor Variant > Core, verify the CPU configurations according to Fig 1-5.
- (3) Right click the project and choose "Rebuild All", as Fig 1-6 shows. The km0\_bootloader and km0\_application should compile in order.

# **X**REALTEK

for advance of a second	• X • Options for Looks "Brief, a	(1.44) (1.44)
Promotion (Sold, and states) (Sold, Southeaster)	Calegorie Mater Analyse Runder Dealersy 2013 - Complet Analysis Calegorie Male Analysis Uniter Orderse Male Orderse Or	Animery Springer 1 Billion 2 2000 Billion 2 1000 Terrer Independent Conferences Lineary Springer 1 Forestand Billion 2 Section 2 Secti
Long Weak Apr EL 2013 16:22 ST ANN Ember	Textfaty (row 10 Hgb Agr 10 Hgb	( B ) Level (

Fig 1-5 KM0 processor options

Fie Edit View Prant Luck			
0.0 8 8 8 8 0.0	9.9.1 tv	OQUE REFERENCE AND BUT	10 (m) O (*) 25 M(2
and maketine -Delang			
Files D D Prived, b. reference	• •		
-R Maria booticader - Debr	Options. Male Dorolle		
C	Asbuild All Clean	7	
	C-STAT Barlie Analysia Drog Bullet	•	
	Add Remove	•	
Denne 110, apicator 400,	Jargen.		
And the second s	Version Control System	•	**
Log Thu:Sep 05, 2019 13 40:02	Open Containing Folder File Progenies Set as follow	ogram Frites (HE/JAR: Systems/End	edded Workbench 8. Nærmbrikere
e		_	
team and make the unietted anspect		and the second se	Warning 3

Fig 1-6 Building KM0 project

**Note:** After building each project, IAR will pop up a command prompt window to execute post-build action to generate images from executable files. This may takes several seconds. Don't stop it while it is in progress. After post-build action is completed, the window would disappear automatically.

C/Windows/Justemillumilese	14.22 M (14.24
ng Con And, Inago Soll, application and Indug Constant, Inago Soll . ng Sine Soll, Inago Soll , application aftg. and	application, and Deb -
D. Sinda Sheabali Selit, 2010 Spra Jack Sena Dah, ana ball, and ganang la Shi "Di Sinda Sheabali Selit, 2018 Spra Jack Sena Dah, ana ball, and gana Jack Sona Sprangement Sant Sena Dah Selitah Salah Salah Salah Jack Jack Jack Selitah Inseperkeli, application and selitah Salah Sheabali Selitah Selitah Selitah Inseperkeli, application and selitah Salah Selitah Selitah Selitah Selitah Inseperkeli, application and selitah Selitah Selitah Selitah Selitah Inseperkeli, application Selitah Selitah Selitah Selitah Selitah Selitah Selitah Inseperkeli, application Selitah Selitah Selitah Selitah Selitah Selitah Selitah Inseperkeli Selitah Selitah Selitah Selitah Selitah Selitah Selitah Selitah Selitah Inseperkeli Selitah Seli	IWAN-BELEBER'S
81 'Gede Vanelis B'well', 1983 'gen jon til 'en slåvet, anvikelt, soll, onargån Valk "Di State Vanelis Biell', 1983 'gen jon til ven Stark, anvikelt, soll, onargån V , 's. : Venegevent Vens Vens Statk 'vanelis Vens Vale', ut 1.115 givenenen Vens / Ens / hell, jonge / hell, aggå i solt inn i om (1). Te beg/ Ens / hell, innge / hell.	In abidang of Dalag
B. Sanka shee had wells. JPHP spreagers to reach to be an ended as well as many last the "Sections of all participants" in the section of the section of the section of the section of the section of the section of the section of the section of the participants of the section of the section of the section of the participant product of the section of the section of the section of the participant product of the section of the section of the section of the participant of the section of the section of the section of the section of the participant of the section of the section of the section of the section of the participant of the section of the section of the section of the participant of the section of the section of the section of the section of the participant of the section	olinik, anakadi andi an ar San Jati Hity Sanna 1. "Di Sanin Jina ba Din S. S. Sangarana Sang Sala Angarana Jan Sala Angarana Jan

(4) After compile, the images km0\_boot\_all.bin and km0\_image2\_all.bin can be seen in project\realtek\_amebaD\_va0\_example\EWARM-RELEASE\Debug\Exe\km0\_image.

# 1.3.2.2 Building KM4 Project

The following steps show how to build KM4 project:

- (1) Open project\realtek\_amebaD\_va0\_example\EWARM-RELEASE\Project\_hp\_release.eww.
- (2) Refer to 1.3.1 and choose the build configurations for each project according to your application.
- (3) Click Project > Options, General Options > Target > Processor Variant > Core, verify the CPU configurations according to Fig 1-7.

Project, to, release - 168 Dr	bedded Workbeych IDX - Arm 8,303	141-Phone Ph
The last year mand at (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2		Late o - ea note
The Dep 05. 211111	California Billion Marchine Ma	
, l		Care .
Terring tog		
THE .		Event, Warmay M

Fig 1-7 KM4 processor options

# **REALTEK**

(4) Right click the project and choose "Rebuild All", as Fig 1-8 shows. The km4\_bootloader, km4\_secure and km4\_application should compile in order.

the tak view fraget 14	an face weather help		and the second sec
D/040 # 3.5	0.2.5.	14.0.0.5.00	B.0 = 0 - 1 A
Walliage of	+ 8.9		
Industrian a			
Fites El CiProvett bp_velanes	• •		
-® • •E •kr4_toutoader i -B •kr4_secure-b	Cylines. Maire Comple		
0	Mania Al		
	Shee.		
	C-RTAT Shalls Analysis	*	
	add	- X-	
German Ind, and Andres 1	Barrow .		
	Berlin Cartof Gener		••
De lier 05 2019 16 X	Open Containing Polder, No Properties.	AD DOOLULAR	dituli: SyderolErkeddod Walderol I Nerraniare
	teria lietta		
*			
Terrisone (			
Durt and Autor the provind prope	d13		Tran L Weimar N

Fig 1-8 Building KM4 project

# Note:

- When TrustZone is enable, the km4\_secure project must be built before the km4\_application project. When TrustZone is not used, there is no need to compile the km4\_secure project.
- After building each project, IAR will pop up a command prompt window shown in the figure below to execute post-build action to generate images from executable files. This may takes several seconds. Don't stop it while it is in progress. After post-build action is completed, the window would disappear automatically.

CoWindows/Symmid.Rendere	-
iz Las - L start - 2000000, osi - 2000000, kast - 20000000 Ispek file slavi 0	4
vapy tize B start - 100050800, and - 10019294, bass - 100088000 Tapat film size: 02500 Sagy tize 02500	
start - s000020, end - s001004, hans - s0000000 Tepet file vice: 323620 rapp size 322620	
start - 20000000, est - 2000000, hase - 2000000 Topat file sizs: 0 map size 0	ŝ
De beg Alne And, innge Seip, innge 2.p. hin De beg Alne And, innge Spreen, 3.p. hin De bag Alne And, innge Spreen, 3.p. hin 二世間 6.12月2 Def.exe, inn, innet 63320, pad.lent op8	
Delang Vive Voell, inage Voell, inage 2, all, bin Delang Vive Voel, inage Voel, inage 2, all, bin 已解别————————————————————————————————————	
IAD NEF Läskar UN.30.1.114-0032 für ABC Cappelgie 2007-2018 für Systams AN.	

(5) After compile, the images km4\_boot\_all.bin and km0\_km4\_image2.bin can be seen in **project\realtek\_amebaD\_va0\_example\EWARM-RELEASE\Debug\Exe\km4\_image**. For MP configurations, the km0\_km4\_image2\_mp.bin would be generated instead.

# 1.3.3 IAR Download

The generated images can be downloaded in two ways:

- IAR J-Link SWD (introduced in the next section)
- Ameba-D ImageTool, refer to Image Tool User Guide for more information.

Ameba-D demo board supports using J-Link SWD to download and debug. Image of each project can be download individually.

**Note**: Considering KM4 is powered-on by KM0, you should make sure that KM0 has boot up already before downloading images to KM4. Otherwise, for J-Link, J-Link can't connect to KM4 and show the error message as Fig 1-9 shows.

C Project, bg January - SALE	-shedded Workbersch ED	C - Are 8.811	The second second
The fall time Haped I			o.j.aj
Same and			1.1.1
Log 7ha Sep (6.2018 16(3)	34 WFI Extended We	ebench 8, 90.1 (D.Vrogen Files (48)/AVP. Syvemal Excluded	vilyek kapada 8 Tuano (Akingarang
*1		1 V	11.
Burny Demoghrap			
findy			

### Fig 1-9 J-Link cannot find KM4

As a result, if the Flash memory is empty, the sequence to download images is:

- (1) Download for km0\_bootloader and km0\_application projects
- (2) Click Reset button on demo board to make KMO boots up
- (3) Download for km4\_bootloader and km4\_application projects

During development, if Flash memory is not empty and KMO can boot up successfully, then you can download updated images to KM4 directly, and there is no need to re-download for KMO.

The following steps show how to download image for the target project with IAR. If there is an error like Fig 1-17 displayed in IAR window, refer to 1.3.4.2.

- (1) Choose the target project display in Workspace window, for example, km4\_bootloader as Fig 1-10 shows.
- (2) If using J-link debugger, check whether the J-link debugger setting is correct.
  - a) Click Project > Options > Debugger > Setup > Driver, and choose "J-Link/J-Trace", as Fig 1-11 shows.
  - b) Click Debugger > J-Link/J-Trace > Connection > Interface, and choose "SWD", as Fig 1-12 shows.

# **& REALTEK**

Ofriget, by wears list hermally Williams	1202201010	NOT THE PARTY
For list into Paged Lane lane Montese	No.	
DONG HAND DE	Lat. o = o and a barrense	
Portages		15
line .		
Files		
to Canada and an and an an an and a state		
He Monta		
- H M Capar		
int making the process of a lot		
Street and		+ 4.8
Leg		
	Westmentsh 8:301 (Dr.Phagners Files (ARS) ARD Green of Zimitalities) Worksecon & Foundation	manac (R)
355505 1000 000 005-5-5-60	2017년 2017년 1월 1997년 1월 2017년 1997년 199 1997년 1997년 1997	59 CHEE H
Barriel Detrog Log		
Promp		

Fig 1-10 Switching to the target project view

DORM - AR	Contractor and Social		
Plan III C Proyec, Mr. weister - C 4 reg - C 4 reg	Emergina Tameneti Captane Daneneti Captane Datase Discherg Captal Converse Captal Converse Datase And Datase And Datase D	France beinger Frank	
Merrages	THERE DIF	- A	(He )

Fig 1-11 J-Link debugger setup

# **Sealtek**

O'Topol Inc. store Int. Belleville	In Distant York	H4521	1月1日1日
Per ant the head lare	fam many iter.	and the second se	
DONG HILLS	108.80	HAILA THA SAULE	A.I
and parts		and the second se	
tot, and share being	Cartony for Lands Service	Addressor"	
Pare 9 Dimensi ka umana -4 Oktober -4 O	Cologon Immun (Johns Ammun (Johns Ammun (Johns Call - Cologia American Amer	State         Construction         Reserved           Derivative         Reserved	
Mercegel	1.44		List
And Theory of			-
100		Description of the second se	

Fig 1-12 J-Link interface setup

(3) Click Project > Download > Download active application, image downloading starts. When downloading, Ameba-D prints the log, as Fig 1-13 shows. You can check the log to see if download is successful.

[FlashInit]	image_iliv:f48, livk_address:6000000, flags:0
FlashErute	block start 0, block size: 1000
	block start:0, offset into black:0, count:f48
#lashinit]	image size:#2000, link address:0005000, flags:0
FlashErwin)	
FlashErase	
FlashErase	block_start:8000, block_size:1000
FlashErase	block_start:9000, block_size:1000
/lainfrate	block_start:a000, block_size:1000
Flashtrase	block start:b000, block size:1000
FlashEruse	block_start:c000, block_size:1000
FlashErase	block_start:d000, block_size:1000
FlashErase	block_start:e000, block_size:1000
PlashErwie	block_start:f000, block_sile:1000
(flashfrase)	block start:10000, block size:1800
FlashEruse	block_start:11000, block_size:1000
Flashdrite	block_start:6000, offset_into_block:0, count:c000
FlashErgan	block start:11800, block size:1000
FlashErase	block start:13000, block size:1000
TlashErasa	block start:14880, block size:1000
FlashEruse	block_start:15000, block_size:1000
[FlashErase]	block_start:16000, block_size:1000
Flash6riase	block start:17000, block size:1000
(flashEruse)	block_start:18000, block_size:1000
FlashEruse	block_start:19000, block_size:1000
FlashErase	block start:14000, block size:1000
[FlashErase]	block start: 10000, block size: 1000
FlashErase	block_start:1:000, block_size:1000
(FlashErase)	block_start:10000, block_size:1000
[Flasharita]	block_start:12000, offset_into_block:0, count:c000
(FlashEruse)	block_start:1e000, block_size:1000
FTLASDETUDE	block_start:1f000, block_size:1000
FlashErase	block_start:20000, block_size:1000
FlashErase	block_start:21000, block_size:1000
(Flasherase)	block_start:22000, block_size:1000
(FlashErwie)	block_start:21000, block_size:1000
FlashErase	block start:24000, block size:1000

### Fig 1-13 Downloading log

(4) You can also erase all parts of the Flash memory if necessary.

		All brindlind throthend EE - Area	4.00.
		ng, José Taok Kong, Kong, Karthur, Salathur, Salathur, Salathur, Salathur, Salathur, Salathur, Salathur, Salathur,	Carlos and an
a si opp a si bioriumi a si cruie da a si cruie da a si cruie a si cruie		Descer Non-Popelt	
and the second s		tanan Jakob Terme Lantel Linen 🕴	
Mot Muser Mutthey Mutthey Muthey Muth	0	Name 17 Income 18 Marcal M Date: Report Acada, 18	
		A COT Main Water - 4	
and tool a	Ø	the best (in-these	
Ling The April 1	0.000	Examinant and Entropy Ten-El Examp softwark Examinanting Million to Auromag Tenget Halon & Auromag Tenget Halon & Auromag Tenget Halon & Tenget	مرين مريكي و م مريكي و مريكي و مريكي و مريكي و
e tengua		Section 4	Description of the spatial line Disordial Tax Taxes Antimy

Fig 1-14 Erasing Flash memory

# 1.3.4 IAR Debug

You can debug or trace KMO and KM4 system individually with J-Link SWD.


**Note:** Considering KM4 is power-on by KM0, you should make sure that KM0 has already boot up before debug KM4. For KM0, there is no such requirement because KM0 is power-on immediately after reset.

# 1.3.4.1 J-Link Debug

Follow the steps to debug and trace code of target project with IAR by J-Link:

- (1) Set the target project as active project and verify the debugger configurations as step (1) and (2).
- (2) Click Project > Download and Debug or Project > Debug without Downloading.
  - Download and Debug: downloads the application and debug the project object file. If necessary, a make will be performed before download to ensure the project is up to date.
  - Debug without Downloading: debug the project object file
- (3) When starting IAR C-SPY to debug, it will firstly reset the target CPU and run to the main function, as Fig 1-15 shows.
- (4) Toggles a breakpoint at the statement or instruction that contains or is located near the cursor in the source window. The "Toggle Breakpoint" button is on the debug toolbar, as Fig 1-16 shows.

# **KEALTEK**



# Fig 1-15 Running to main() when debug

Den half over heart before being	and the second	-	-	Including Balance
CONTRACTOR OF A CONTRACTOR OF	<pre>int twitte theme had been not to</pre>	ACP THE	Dennersen Den Sentersethy Analysis The Analysis The Analy	A Barrier Sectors Sectors Sectors Sectors Sectors Sectors Sectors Sectors
tet allows estatement estatement	Antonio Conference (Second	1		0x0888 0x2899
Log Thursho Let 2019 10 12 15 Tanger more Thursho Let 2019 10 12 15 Tanger more Thursho Let 2019 12 12 10 Tanger more Thursho Let 2019 12 12 10 Tanger more Thursho Let 2019 12 12 10 Tanger more tend work when the set tanger T11		-pui	navela net bange	-
Television and the second s			water.	Selec. 19.5

Fig 1-16 Toggle breakpoint

(5) You can trace code step by step with "Step Into" or "Go" until triggering a breakpoint. These function buttons are available on toolbar.

# 1.3.4.2 IAR Debug or Download Error

Because Ameba-D has two CPU cores, and a post-build script will be run after make, sometimes the debug or download thread cannot get the correct AXF file for debug or download, the error like Fig 1-17 happens.

# **KEALTEK**

DONS HIXED DO		
Magazinia a	(and a)	In
Files 0 • • • • • • • • • • • • • • • • • •	<pre>eitet metts_FIL_Dealer egg_FIL_LOAN() estat</pre>	

Fig 1-17 IAR debug or download error

To avoid this error, you should build manually before debug or download, and disable auto-build from **Tools** > **Options** > **Project** > **Make before debugging**, as Fig 1-18 shows.




Fig 1-18 IDE options

# 1.3.5 IAR Memory Configuration

# 1.3.5.1 Configuring Memory from IAR IDE

In order to allow users to manage memory flexibly, there are some configurations to put some code into certain memory region. In IAR workspace, there are "@PSRAM" and "@SRAM" group. The code in "@PSRAM" group would be linked and loaded into PSRAM, and the code in "@SRAM" group would be linked and loaded into SRAM. The rest of code will be placed on Flash and execute in place.

**Note:** Considering only SRAM and PSRAM contains secure regions, the code in km4\_secure project should be placed either in "@PSRAM" or in "@SRAM". It can't be placed outside these two groups.

out, applications in Films	•	
TO ESTIMATION AND A		-
-13 @km4_epplication - in	14	
- CPSRAM	12	
-B CBSRAM	- 2	
11 di tetaj		
-B CHARACHE		
1-12 m 1/10		
batt in the t		
A m wit		
L-B Culput		
-E . hvn4_bootunder-is	4	
-D . km L secure -tz	4	
HE M GPSRAM	4	
L-# @ @SRAM		

Fig 1-19 Memory location configuration

# 1.3.5.2 Configuring Memory from ICF File

IAR uses ICF (IAR Configuration File) to configure memory allocation, so users can configure memory allocation by ICF file.

ICF file of Ameba-D location:

- "project\realtek\_amebaD\_va0\_example\EWARM-RELEASE\ rtl8721dhp\_image2\_is.icf" for ignore secure project
- "project\realtek\_amebaD\_va0\_example\EWARM-RELEASE\ rtl8721dhp\_image2\_tz.icf" for TrustZone project

If having a good understand of the format of ICF, users can modify the section location in ICF file.

# 1.4 How to Build Sample Code?

The example source code is located in **project\realtek\_amebaD\_va0\_example\example\_sources**. To build sample code, you should copy the "main.c" file in the target example to **project\realtek\_amebaD\_va0\_example\src\src\_hp** and replace the original one.

For example, you can copy "main.c" from **project\realtek\_amebaD\_va0\_example\example\_sources\l2C\mbed\i2c\_int\_mode\src** to use i2c\_int\_mode example code, as Fig 1-20 shows.

# **KEALTEK**




Fig 1-20 Building sample code

# 1.5 Used Memory Size Calculation

This section explains how to calculate used memory size by users in IAR project, whose version is IAR 8.30.1 or higher. You can refer to "km4\_application.map" to observe them after project build. This file can be found in the following folders:

- Project folder: project\realtek\_amebaD\_va0\_example\EWARM-RELEASE\Debug\List\km4\_application
- IAR GUI's folder: Output

Mo-Acquetar	* 1 1			
*				
Files	۰ ،			
km4_application - is	-			
- BPSRAM	-			
-EI CERAM				
- iii iiii app	1			
-fil i epplication				
-El i dudio				
🗐 🗰 cmsie-dsp				
-E iii drivers				
一包重動				
-0 misc				
-ii) 🛍 utildes				
	-			
-== 🗰 Output				
-@ km4_application.exf				
- Mikm4_application map				

# 1.5.1 Memory Section

- A7 (PSRAM): This section is read-write data in PSRAM (0x2000000 to 0x23FFFFF).
- BTTRACE: This section is reserved for BTTRACE.
- A5 (XIP): This section is read-only data in XIP.

Application Note

- A4 (SRAM): This section is read-write data in SRAM.
- P1 (SRAM): This is BSS section in SRAM.

# 1.5.2 Memory Size

# 1.5.2.1 Memory Size in SRAM

There are two sections resident in SRAM, which are A4 and P1. As we can see from the map file, for standard SDK, these two sections use almost all of the memory space from SRAM (476KB).

• A4 has size 0x17ad7.

*A4*1		figi7ad7	
1MAGE2	0x1000*5000	0x17ad7	<miock></miock>
.ram image2.entry	Sal000*5880	0x21	(Block>
.image2.entry.data rw data	0x1000*5000	Out	rt19721dhp app start.o [1]

• P1 has size 0x5dfc8.

"P1":			0x5dfc%		
.ram heap.data	85	8x1001'cae0			
.ram image2.bfsram	.deta	0x10011cae0			
.bforam.data	uninit			ap5 config.c	41

So totally 0x17ad7 + 0x5dfc8 = 470K bytes memory in SRAM is used.

The total SRAM space is defined in project\realtek\_amebaD\_va0\_example\EWARM-RELEASE\rtl8721d\_memory\_layout\_is.icf.

define	symbol	ICFEDIT	region	HS_E	BD_RAM	NS	start	=	0x10005000;
define	symbol	ICFEDIT	region	HS_E	bd_ram	NS	end	=	0x1007C000-1;

For this case, the total size of SRAM is 0x1007C000 – 0x10005000 = 0x77000 = 476K bytes, there is still 6K (= 476K – 470K) bytes free SRAM space.

# 1.5.2.2 Memory Size in PSRAM

There is one section in PSRAM called A7, the memory space from PSRAM (4MB).

A7 has size 0x54800.

"A7":			0x54800			
IMG2 PSRUM		8#280*0808	0.00	(Block)		
.porum no.bos		0x200+0000	0x54000	«Block»		
.param.ban		0x200'0000	0x54600	<block></block>		
.pdram.bss	uninit	0±200'0008	0x54808	rtw opt	skbuf.o	111

So totally 0x54800 = 338K bytes memory in PSRAM is used.

# 1.5.2.3 Memory Size in XIP

XIP can only place text section, so there is only one section called A5.

A5 has size 0x8afe8.

"A5":		100000000000	üxHafe0	11 (2.4 m) (17 / 17 / 17 / 17 / 17 / 17 / 17 / 17
.sip image2.text		0xe00*0020	0x0afe8	<block></block>
start	to code	0xe00*0029	Oxfc	app taskle [1]
.text.us mag queue	create inter	[7]		10000000000000000000000000000000000000
		0xm00*011c	0x40	os mag.o 121

So totally 0x8afe8 = 555K bytes memory in XIP is used.

# 1.5.2.4 Available Heap Size

When calculating total used memory size, available heap size after WLAN association and BT connection needs to be considered. In the above case, it is 56096 bytes.

💻 COM56 - Tera Term VT								
File	Edit	Setup	Contr	ol Wi	ndow	Help		
UpperSt	tac	В	5	588	23			
trace_t	tas	в		76	22			
ble_ce	tr	в	1	220	25			
ord_th	rea	В	6	750	20			
rtu_in	ter	В	6	208	19			
rtu_re	CV_	В	5	743	17			
LOGURE	T_T	в	5	2004	2			
rtu_xm	it_	в	5	216	18			
19541.4	tet to an all	o crid, avia	فعلقوان		~			
Lingh) i	n ter di	o cha, ava	1114034 1	ap 5005	0			

Finally, you can use total SRAM 476K bytes to subtract these sections of memory to obtain totally free global memory and free heap in SRAM.

Formula is as below:

- SRAM free global memory: 476K "A4" "P1" = 476\*1024 96983 384968= 5473 (bytes)
- Available heap: 56096 bytes.
- Totally free SRAM memory and heap: 5473 + 56096 = 61569 (bytes)
- Totally free PSRAM memory: 4\*1024\*1024 338 \* 1024 (A7) = 3848192 (bytes)

# 1.6 warning

# **1.6.1** Federal Communication Commission Interference Statement

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that
- to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

FCC Caution: Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment.

# **IMPORTANT NOTE:**

FCC Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator & your body.

This device and its antenna(s) must not be co-located with any other transmitters except in accordance with FCC multi-transmitter product procedures.

Refering to the multi-transmitter policy, multiple-transmitter(s) and module(s) can be operated simultaneously without C2PC.

This module is intended for OEM integrator. The OEM integrator is responsible for the compliance to all the rules that apply to the product into which this certified RF module is integrated.

Additional testing and certification may be necessary when multiple modules are used.

# List of applicable FCC rules

This module has been tested and found to comply with 15. 249, 15.247 and 15.407 requirements for Modular Approval.

The modular transmitter is only FCC authorized for the specific rule parts (i.e., FCC transmitter rules) listed on the grant, and that the host product manufacturer is responsible for compliance to any other FCC rules that apply to the host not covered by the modular transmitter grant of certification. If the grantee markets their product as being Part 15 Subpart B compliant (when it also contains unintentional-radiator digital circuity), then the grantee shall provide a notice stating that the final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed.

# USERS MANUAL OF THE END PRODUCT:

In the users manual of the end product, the end user has to be informed to keep at least 20cm separation with the antenna while this end product is installed and operated. The end user has to be informed that the FCC radio-frequency exposure guidelines for an uncontrolled environment can be satisfied. The end user has to also be informed that any changes or modifications not expressly approved by the manufacturer could void the user's authority to operate this equipment. If the size of the end product is smaller than 8x10cm, then additional FCC part 15.19 statement is required to be available in the users manual: This device complies with Part 15 of FCC rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference and (2) this device must accept any interference received, including interference that may cause undesired operation.

# LABEL OF THE END PRODUCT:

The final end product must be labeled in a visible area with the following " Contains TX FCC ID: 2BASB-PKM8720DFC ". If the size of the end product is larger than 8x10cm, then the following FCC part 15.19 statement has to also be available on the label: This device complies with Part 15 of FCC rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference and (2) this device must accept any interference received, including interference that may cause undesired operation.