VX-210V Circuit Description

1. Receive Signal Path

Incoming RF from the antenna jack is delivered to the RF Unit and passes through a low-pass filter consisting of coils L1001 & L1002, capacitors C1004, C1005, C1008, C1010, C1014 & C1016, and antenna switching diode D1003 (HUV131).

Signals within the frequency range of the transceiver enter a varactor-tuned band-pass filter consisting of coils L1010 & L1011, capacitors C1044, C1046, C1060, C1065 & C1068, and diodes D1011 (HVC359), D1012 (HVC358B), D1013 (HVC358B) & D1014 (HVC359), then amplified by Q1012 (2SC5006) and enter a varactor-tuned band-pass filter consisting of coils L1017 & L1021, capacitor C1084, C1086, C1095 & C1097, and diodes D1018 (HVC359), D1019 (HVC358), D1020 (HVC358) & D1025 (HVC359), before first mixing by Q1026 (SGM2016).

Buffered output from the VCO is amplified by Q1009 (2SC5005) to provide a pure first local signal between 126.3 and 152.3 MHz for injection to the first mixer Q1026. The 21.7 MHz first mixer product then passes through monolithic crystal filter XF1001 (21R12A4, 6.0 kHz BW) to strip away all but the desired signal, which is then amplified by Q1033 (2SC4215Y).

The amplified first IF signal is applied to FM IF subsystem IC Q1037 (BA4116FV), which contains the second mixer, second local oscillator, limiter amplifier, noise amplifier, and S-meter amplifier.

A second local signal is generated by PLL reference/second local oscillator of 21.25 MHz crystal X1001 to produce the 450 kHz second IF when mixed with the first IF signal within Q1037.

The second IF then passes through the ceramic filter CF1001 (CFWM450E) or CF1002 (SFPC450G: only on "Narrow" channels) to strip away unwanted mixer products, and is then applied to the limiter amplifier in Q1037, which removes amplitude variations in the 450kHz IF, before detection of the speech by the ceramic discriminator CD1001 (CDBC450CX24).

Detected audio from Q1037 is applied to the audio high-pass filter, and then passed via the volume control to the audio amplifier Q1039 (TDA7233D), which provides up to 0.5 Watts to the optional headphone jack or a $4-\Omega$ loudspeaker.

Squelch Control

The squelch circuitry consists of a noise amplifier and band-pass filter within Q1037, and noise detector D1028 (1SS355).

When no carrier received, noise at the output of the detector stage in Q1037 is amplified and band-pass filtered by the noise amplifier section of Q1037 and the network between pins 7 and 8, and then rectified by D1028.

The resulting DC squelch control voltage is passed to pin 37 of the microprocessor Q1014 (M37515). If no carrier is received, this signal causes pin 7 of Q1014 to go high and pin 20 to go low. Pin 7 signals Q1038 (IMD10A) to disable the supply voltage to the audio amplifier Q1039, while pin 20 makes Q1023 (IMX1) hold the green (Busy) half of the LED off, when pin 7 is high and pin 20 is low.

Thus, the microprocessor blocks output from the audio amplifier, and silences the receiver, while no signal is being received (and during transmission, as well).

When a carrier appears at the discriminator, noise is removed from the output, causing pin 37 of Q1014 to go low and the microprocessor to activate the "Busy" LED via Q1014.

The microprocessor then checks for CTCSS or CDCSS code squelch information, if enabled, or for DTMF data on the optional DTMF Unit. If not transmitting and CTCSS or CDCSS is not activated, or if the received tone or code matches that programmed, allows audio to pass through the audio amplifier Q1039 (TDA7233D) to the loudspeaker by enabling the supply voltage to it via Q1038.

YAUSU MUSEN CO., LTD. FCC ID: K66VX-210V EXHIBIT #: _____9A

Transmit Signal Path

Speech input from the microphone is amplified by Q1017 (NJM2902V), after pre-emphasis by C1066 and R1054, the audio passes another section of Q1017.

The processed audio may then be mixed with a CTCSS tone generated by Q1014 (M37515E) then delivered to D1005 (1SV229) for frequency modulation of the PLL carrier (up to ±5kHz from the unmodulated carrier) at the transmitting frequency.

If a CDCSS code is enabled for transmission, the code is generated by microprocessor Q1014 and delivered to D1004 (1SV230) for CDCSS modulating.

If DTMF is enabled for transmission, the tone is generated by the microprocessor Q1014 and applied to the limitter amplifier section in place of the speech audio. Also, the tone is amplified for monitoring in the loudspeaker.

The modulated signal from the VCO Q1002 (2SC2531C8) is buffered by Q1007 (2SC5005) and amplified by Q1009 (2SC5005). The low-level transmit signal is then passes through the T/R switching diode D1016 (DAN235U) to the driver amplifier Q1015 (2SC5227) and Q1016 (2SK2596), then amplified transmit signal is applied to the final amplifier Q1024 up to 5 watts output power.

The transmit signal then passes through the antenna switch D1003 (HVU131) and is low-pass filtered to suppress harmonic spurious radiation before delivery to the antenna.

3-1 Automatic Transmit Power Control

RF power output from the final amplifier is sampled by C1104 and C1111, and is rectified by D1027 (1SS321). The resulting DC is fed back through Q1032 (FMW1) to the drive amplifier Q1016 and final amplifier Q1024, for control of the power output.

The microprocessor selects "High" or "Low" power levels.

3-2 Transmit Inhibit

When the transmit PLL is unlocked, pin 7 of PLL chip Q1005 goes to a logic "low." The resulting DC unlock control voltage is passed to pin 24 of the microprocessor Q1014. While the transmit PLL is unlocked, pin 22 of Q1014 remains high, which then turns off Q1029 and the Automatic Power Controller Q1032 (FMW1) to disable the supply voltage to the drive amplifier Q1015, Q1016 and final amplifier Q1024, thereby disabling the transmitter.

3-3 Spurious Suppression

Generation of spurious products by the transmitter is minimized by the fundamental carrier frequency being equal to final transmitting frequency, modulated directly in the transmit VCO. Additional harmonic suppression is provided by a low-pass filter consisting of L1001 and L1002 plus C1004. C1005. C1008, C1010 and C1014, resulting in more than 60 dB of harmonic suppression prior to delivery to the antenna.

PLL Frequency Synthesizer

The PLL circuitry on the Main Unit consists of VCO Q1002 (2SC2531C8), VCO buffer Q1007 (2SC5005), and PLL subsystem IC Q1005 (MB15A01PFV1), which contains a reference divider, serial-to-parallel data latch, programmable divider, phase comparator and charge pump.

Stability is maintained by a regulated 3.5 V supply, via Q1040 (TK11235AM) to R1022 and R1023, temperature compensating thermistor TH1001, TH1002, TH1003 and varactor diode D1004 (1SV230) associated with the 21.25 MHz frequency reference crystal X1001.

While receiving, VCO Q1002 oscillates between 126.3 and 152.3 MHz according to the

transceiver version and the programmed receiving frequency. The VCO output is buffered by Q1007, then applied to the prescaler section of Q1005. There the VCO signal is divided by 64 or 65, according to a control signal from the data latch section of Q1005, before being sent to the programmable divider section of Q1005.

The data latch section of Q1005 also receives serial dividing data from the microprocessor Q1014, which causes the pre-divided VCO signal to be further divided in the programmable divider section, depending upon the desired receive frequency, so as to produce a 2.5 kHz or 3.125 kHz derivative of the current VCO frequency.

Meanwhile, the reference divider section of Q1005 divides the 21.25 MHz crystal reference from the reference oscillator Q1025, by 8500 (or 6800) to produce the 2.5 kHz (or 3.125 kHz) loop reference (respectively).

The 2.5 kHz (or 3.125 kHz) signal from the programmable divider (derived from the VCO) and that derived from the reference oscillator are applied to the phase detector section of Q1005, which produces a pulsed output with pulse duration depending on the phase difference between the input signals.

This pulse train is filtered to DC and returned to the varactor D1001 (HVU358). Changes in the level of the DC voltage applied to the varactor, affecting the reference in the tank circuit of the VCO according to the phase difference between the signals derived from the VCO and the crystal reference oscillator.

The VCO is thus phase-locked to the crystal reference oscillator. The output of the VCO Q1002, after buffering by Q1007 and amplification by Q1009, is applied to the first mixer as described previously.

For transmission, the VCO Q1002 oscillates between 148 and 174 MHz according to the model version and programmed transmit frequency. The remainder of the PLL circuitry is shared with the receiver. However, the dividing data from the microprocessor is such that the VCO frequency is at the actual transmit frequency (rather than offset for IFs, as in the receiving case). Also, the VCO is modulated by the speech audio applied to D1005 (1SV229), as described previously.

Receive and transmit buses select which VCO is made active by Q1003 (UMC5N).

5. Miscellaneous Circuits

5-1 Push-To-Talk Transmit Activation

The PTT switch on the microphone is connected to pin 35 of microprocessor Q1014, so that when the PTT switch is closed, pin 23 of Q1014 goes low. This signal disables the receiver by disabling the 5 V supply bus at Q1036 (DTB123EK) to the front-end, FM IF subsystem IC Q1037 and receiver VCO circuitry.

At the same time, Q1027 (FMW1) and Q1029 (2SB1122S) activate the transmit 5V supply line to enable the transmitter.