

Datasheet

DSU840 Module

Rev 1.0





CONTENTS

1	Over	view and Key Features	4
	1.1	Features and Benefits	4
	1.2	Application Areas	4
2	Spec	ification	4
	2.1	Specification Summary	4
3	Hard	ware Specifications	8
	3.1	Pin Definitions	9
	3.2	Electrical Specifications	14
	3.2.1	Absolute Maximum Ratings	14
	3.2.2	Recommended Operating Parameters	15
	3.3	Programmability	18
	3.3.1	DSU840 Special Function Pins in smartBASIC	18
4	Powe	er Consumption	19
	4.1	Power Consumption	19
	4.2	Peripheral Block Current Consumption	21
5	Func	tional Description	22
	5.1	Power Management	22
	5.2	DSU840 Power Supply Options	22
	5.3	Clocks and Timers	24
	5.3.1	Clocks	24
	5.3.2	Timers	24
	5.4	Radio Frequency (RF)	24
	5.5	USB interface	25
	5.6	SPI Bus	25
	5.7	I2C Interface	25
	5.8	General Purpose I/O, ADC, PWM and FREQ	26
	5.8.1	GPIO	26
	5.8.2	ADC	26
	5.8.3	PWM Signal Output on up to 16 SIO Pins	26
	5.8.4	FREQ Signal Output on up to 16 SIO Pins	27
	5.9	nRESET pin	27
	5.10	Two-Wire Interface JTAG	27
	5.11	DSU840 Wakeup	28
	5.11.	1 Waking Up DSU840 from Host	28
	5.12	Low Power Modes	28
	5.13	Temperature Sensor	28
	5.14	Security/Privacy	29
	5 14	1 Random Number Generator	29



	5.14.	2 AES Encryption/Decryption	29
	5.14.	3 ARM Cryptocell	29
	5.14.	4 Readback Protection	29
	5.14.	5 Elliptic Curve Cryptography	29
	5.15	Optional External 32.768 kHz crystal	29
6	Hard	ware Integration Suggestions	31
	6.1	Circuit	31
	6.2	PCB Layout on Host PCB - General	32
	6.3	External Antenna Integration with the DSU840	32
7	Mech	nanical Details	33
	7.1	DSU840 Mechanical Details	33
	7.2	Reflow Parameters	33
8	Relia	bility Tests	35
9	Regu	ılatory	35
	9.1	Certified Antennas	36
	9.2	Documentation Requirements	36
	9.3	FCC Regulatory	36
	9.4	Antenna Information	36
	9.5	FCC Documentation Requirements	37
10) ISED) (Canada) Regulatory	38
	10.1	Antenna Information	
	Industry	v Canada Statement	38
	10.0	ISED ICES 002 locus 7 Compliance Deplacation	20



1 OVERVIEW AND KEY FEATURES

Every DSU840 Series module is designed to simplify OEMs enablement of ANT and Bluetooth Low Energy (BLE) v5.1 to small, portable, power-conscious devices. The DSU840 provides engineers with considerable design flexibility in both hardware and software programming capabilities. Based on the world-leading Nordic Semiconductor nRF52840 chipset, the DSU840 modules provide ultra-low power consumption with outstanding wireless range via +8 dBm of transmit power and the Long Range (CODED PHY) Bluetooth 5 feature. The DSU840 is programmable via Laird Connectivity's *smart*BASIC language or Nordic's software development kit (SDK).

smartBASIC is an event-driven programming language that is highly optimized for memory-constrained systems such as embedded modules. It was designed to make BLE development quicker and simpler, vastly cutting down time to market.

The Nordic SDK, on the other hand, offers developers source code (in C) and precompiled libraries containing BLE and ANT+ device profiles, wireless communication, as well as application examples.

Note:

DSU840 hardware provides all functionality of the nRF52840 chipset used in the module design. This is a hardware datasheet only – it does not cover the software aspects of the DSU840.

For customers using the Nordic SDK, refer to www.nordicsemi.com.

1.1 Features and Benefits

- Bluetooth v5.1 Single mode
- ANT
- External antennas
- Multiple programming options
 - smartBASIC AT command set shim or
 - Nordic SDK in C
- Compact footprint
- Programmable Tx power +8 dBm to -20 dBm, -40 dBm
- Rx sensitivity -95 dBm (1 Mbps), 103 dBm (125 kbps)
- Ultra-low power consumption
- Tx 4.8 mA peak (at 0 dBm, DCDC on)
 (See Note 1 in the Power Consumption section)
- Rx: 4.6 mA peak (DCDC on) (See Note 1 in the Power Consumption section)

- Standby Doze 3.1 uA typical
- Deep Sleep 0.4 uA (See Note 4 in the Power Consumption section)
- UART, GPIO, ADC, PWM, FREQ output, timers, I2C, SPI, I2S, PDM, and USB interfaces
- Fast time-to-market
- FCC and ISED certified
- No external components required
- Industrial temperature range (-40° C to +85° C)

1.2 Application Areas

- Medical devices
- IoT Sensors
- Appcessories

- Fitness sensors
- Location awareness
- Home automation

.

2 SPECIFICATION

2.1 Specification Summary

Categories/Feature	Implementation
Wireless Specification	
Divista eth ©	■ BT 5.1 – Single mode
Bluetooth®	 4x Range (CODED PHY support) – BT 5.1



Categories/Feature	Implementation								
	2x Speed (2M PHY support) – BT 5.1								
	 LE Advertising Extensions – BT 5.1 								
	Concurrent master, slave								
	BLE Mesh capabilities								
	 Diffie-Hellman based pairing (LE Secure Connections) – BT 4.2 								
	 Data Packet Length Extension – BT 4.2 								
	 Link Layer Privacy (LE Privacy 1.2) – BT 4.2 								
	■ LE Dual Mode Topology – BT 4.1								
	■ LE Ping – BT 4.1								
	79 selectable RF channels (2402 to 2480 MHz)								
	 Flexible network topologies: peer-to-peer, star, tree, high node count, mesh an more 								
	 Broadcast, acknowledged, and burst data communication modes 								
	Built-in device search and pairing								
	Built-in interference handling and radio coexistence management with								
	application radio disable requests and application flash write/erase requests								
	 Enhanced ANT features: 								
	 Supports up to 15 logical channels each with configurable channel periods 								
ANT Features	(5.2ms - 2s)								
	 Advanced burst data transfer modes (up to 60kbps) 								
	Optional channel encryption mode (AES-128)								
	Supports up to 8 public, private and/or managed networks								
	 Advanced power management features to optimize application power consumption including Event Filtering and Selective Data Updates 								
	Asynchronous transmit channel								
	Fast channel initiation								
	High duty search								
	Time synchronization								
Frequency	2.402 - 2.480 GHz								
	1 Mbps BLE (over-the-air)								
	2 Mbps BLE (over-the-air)								
Raw Data Rates	125 kbps BLE (over-the-air)								
	500 kbps BLE (over-the-air)								
Maximum Transmit Power Setting	7								
(See Error! Reference source not									
found. in the Module Specification	+8 dBm Conducted DSU840 (External antenna)								
Notes)	o abin conducted book to (External antenna)								
T 0	-40 dBm, -20 dBm (in 4 dB steps)								
Minimum Transmit Power Setting	-16 dBm, -12 dBm, - 8 dBm, - 4 dBm, 0 dBm, 2 dBm, 4 dBm, 5 dBm, 6 dBm, 7 dBm								
	BLE 1 Mbps (BER=1E-3) -95 dBm typical								
	BLE 2 Mbps -92 dBm typical								
Receive Sensitivity (≤37byte packet)	BLE 125 kbps -103 dBm typical								
	BLE 500 kbps -99 dBm typical								
	103 dB @ BLE 1 Mbps								
Link Budget (conducted)	111 dB @ BLE 125 kbps								
Host Interfaces and Peripherals									
<u> </u>	48 x multifunction I/O lines								
Total	40 x multiunction i/O lines								



Categories/Feature	Implementation			
	2 UARTs			
	Tx, Rx, CTS, RTS			
UART	DCD, RI, DTR, DSR (See Note 2Error! Reference source not found. in the Module Specification Notes)			
	Default 115200, n, 8, 1			
	From 1,200 bps to 1 Mbps			
	USB 2.0 FS (Full Speed, 12Mbps).			
USB	CDC driver / Virtual UART (baud rate TBD)			
	Other USB drivers available via Nordic SDK			
	Up to 48, with configurable:			
	I/O direction,			
GPIO	O/P drive strength (standard 0.5 mA or high 3mA/5 mA),			
	Pull-up /pull-down			
	Input buffer disconnect			
	Eight 8/10/12-bit channels			
	0.6 V internal reference			
ADC	Configurable 4, 2, 1, 1/2, 1/3, 1/4, 1/5 1/6(default) pre-scaling			
	Configurable acquisition time 3uS, 5uS, 10uS (default), 15uS, 20uS, 40uS.			
	One-shot mode			
	PWM outputs on 16 GPIO output pins.			
PWM Output	PWM output duty cycle: 0%-100% PWM output for your and the to 500kbb.			
	PWM output frequency: Up to 500kHz			
FREQ Output	FREQ outputs on 16 GPIO output pins. • FREQ output frequency: 0 MHz-4MHz (50% duty cycle)			
I2C				
	Two I2C interface (up to 400 kbps) – See Note 3 in the Module Specification Notes			
SPI	Four SPI Master Slave interface (up to 4 Mbps)			
QSPI	One 32-MHz QSPI interface. Gives XIP (Execution in Place) capability. External serial flash IC must be fitted as per Nordic specifications.			
	One temperature sensor.			
Temperature Sensor	Temperature range equal to the operating temperature range.			
	Resolution 0.25 degrees.			
	One RF received signal strength indicator			
RSSI Detector	±2 dB accuracy (valid over -90 to -20 dBm)			
	One dB resolution			
I2S	One inter-IC sound interface			
PDM	One pulse density modulation interface			
Optional (External to the DSU840	module)			
External 32.768 kHz crystal	For customer use, connect +/-20ppm accuracy crystal for more accurate protocol timing.			



Categories/Feature	Implementation							
Profiles								
Services supported	 Central Mode Peripheral Mode Mesh (with custom models) Custom and adopted profiles 							
Programmability								
smartBASIC	FW upgrade via JTAG or UART Application download via UART or Via Over-the-Air (if SIO_02 pin is pulled high externally)							
Nordic SDK	Via JTAG							
Operating Modes								
smartBASIC	Self-contained Run mode Selected by nAutoRun pin status: LOW (0V). Then runs \$autorun\$ (smartBASIC application script) if it exists. Interactive/Development mode HIGH (VDD). Then runs via at+run (and file name of smartBASIC application script).							
Nordic SDK	As per Nordic SDK							
Supply Voltage								
Supply (VDD or VDD_HV) options	 Normal voltage mode VDD 1.7- 3.6 V – Internal DCDC converter or LDO (See Note 4 in the Module Specification Notes) OR High voltage mode VDD_HV 2.5V-5.5V Internal DCDC converter or LDO (See Note 4 and Note 5 in the Module Specification Notes) 							
Power Consumption								
Active Modes Peak Current (for maximum Tx power +8 dBm) – Radio only	14.8 mA peak Tx (with DCDC)							
Active Modes Peak Current (for Tx power -40 dBm) – Radio only	4.6 mA peak Tx (with DCDC)							
Active Modes Average Current	Depends on many factors, see Power Consumption							
Ultra-low Power Modes	Standby Doze 3.1 uA typical Deep Sleep 0.4 uA							
Physical								
Dimensions	15.0 mm x 10 mm x 2.2 mm Pad Pitch – 0.8 mm Pad Type – Two rows of pads							
Weight	<1 gram							
Environmental								
Operating	-40 °C to +85 °C							
Storage	-40 °C to +85 °C							



Categories/Feature	Implementation
Miscellaneous	
Lead Free	Lead-free and RoHS compliant

Module Specification Notes:

Note 2	DSR, DTR, RI, and DCD can be implemented in the <i>smart</i> BASIC application or through the Nordic SDK.
Note 3	With I2C interface selected, pull-up resistors on I2C SDA and I2C SCL <i>must</i> be connected externally as per I2C standard.
Note 4	Use of the internal DCDC convertor or LDO is decided by the underlying BLE stack.
Note 5	Nordic Errata 197 and 202 related to the use of VDD_HV DCDC convertor, for details refer to http://infocenter.nordicsemi.com/pdf/nRF52840_Rev_1_Errata_v1.1.pdf . Nordic Errata 202 means no external current draw (from VDD pin) is allowed during power up and VDD_HV rise time (to 3V) is below one mS.

3 HARDWARE SPECIFICATIONS




Figure 1: Functional HW and SW block diagram for DSU840 series BLE module






Figure 2: DSU840 module pin-out (top view). Outer row pads (long red line) and inner row pads (short red line) shown.

3.1 Pin Definitions

Table 1: Pin definitions

Pin #	Pin Name	Default Function	Alternate Function	In/ Out	Pull Up/ Down	nRF52840 QFN Pin	nRF52840 QFN Name	Comment
0	GND	-	-	-	-	-	-	-
1	SWDIO	SWDIO	-	IN	PULL- UP	AC24	SWDIO	-
2	SIO_36	SIO_36		IN	PULL- UP	U24	P1.04	-
3	SWDCLK	SWDCLK	-	IN	PULL- DOWN	AA24	SWDCLK	
4	SIO_34	SIO_34	-	-	PULL- UP	W24	P1.02	-
5	SIO_35/ nAutoRUN	nAutoRUN	SIO_35	IN	PULL- DOWN	V23	P1.03	Laird Devkit: FTDI USB_DTR via jumper on J12pin1-2.
6	SIO_33	SIO_33		IN	PULL- UP	Y23	P1.01	-
7	SIO_32	SIO_32	-	IN	PULL- UP	AD22	P1.00	-
8	SIO_25	SIO_25	-	IN	PULL- UP	AC21	PO.25	Laird Devkit: BUTTON4
			-		PULL- UP PULL-			



Pin #	Pin Name	Default Function	Alternate Function	In/ Out	Pull Up/ Down	nRF52840 QFN Pin	nRF52840 QFN Name	Comment
9	SIO_23	SIO_23	QSPI_DIO3	IN	PULL- UP	AC19	PO.23	-
10	SIO_24	SIO_24		IN	PULL- UP	AD20	PO.24	Laird Devkit: BUTTON3
11	SIO_22	SIO_22	QSPI_DIO2	IN	PULL- UP	AD18	PO.22	-
12	SIO_21	SIO_21	QSPI_DIO1	IN	PULL- UP	AC17	PO.21	-
13	SIO_20	SIO_20	QSPI_DIO0	IN	PULL- UP	AD16	PO.20	-
14	SIO_19	SIO_19	QSPI_CLK	IN	PULL- UP	AC15	PO.19	-
15	D+	D+	-	IN		AD6	D+	-
16	SIO_17	SIO_17	QSPI_CS	IN	PULL- UP	AD12	PO.17	-
17	D-	D-	-	IN		AD4	D-	-
18	SIO_15	SIO_15	-	IN	PULL- UP	AD10	PO.15	Laird Devkit: LED3
19	nRESET	nRESET	SIO_18	IN	PULL- UP	AC13	PO.18	System Reset (Active Low)
20	SIO_13	SIO_13	-	IN	PULL- UP	AD8	PO.13	Laird Devkit: LED1
21	SIO_16	SIO_16	-	IN	PULL- UP	AC11	PO.16	Laird Devkit: LED4
22	SIO_14	SIO_14	-	IN	PULL- UP	AC9	PO.14	Laird Devkit: LED2
23	GND	-	-	-	-	-	-	-
24	VBUS							4.35V – 5.5V
25	VDD_HV	-	-	-	-	-	-	2.5V to 5.5V
26	GND	-	-	-	-	-	-	-
27	SIO_11	SIO_11	-	IN	PULL- UP	T2	PO.11	Laird Devkit: BUTTON1
28	SIO_12	SIO_12	-	IN	PULL- UP	U1	PO.12	BUTTON2
29	SIO_08/ UART_RX	SIO_08	UART_RX	IN	PULL- UP	N1	PO.08	UARTCLOSE() selects DIO functionality. UARTOPEN() selects UART COMMS behavior
30	SIO_41/ SPI_CLK	SIO_41	SPI_CLK	IN	PULL- UP	R1	P1.09	Laird Devkit: SPI EEPROM. SPI_Eeprom_CLK, Output: SPIOPEN() in smartBASIC selects SPI function, MOSI and CLK are outputs when in SPI master mode.



Pin #	Pin Name	Default Function	Alternate Function	In/ Out	Pull Up/ Down	nRF52840 QFN Pin	nRF52840 QFN Name	Comment
31	VDD	-	-	-	-			1.7V to 3.6V
32	SIO_40/ SPI_MOSI	SIO_40	SPI_MOSI	IN	PULL- UP	P2	P1.08	Laird Devkit: SPI EEPROM. SPI_Eeprom_MOSI, Output SPIOPEN() in smartBASIC selects SPI function, MOSI and CLK are outputs in SPI master.
33	GND	-	-	-	-	-	-	-
34	SIO_04/ AIN2/ SPI_MISO	SIO_04	AIN2/ SPI_MISO	IN	PULL- UP	J1	PO.04/AIN2	Laird Devkit: SPI EEPROM. SPI_Eeprom_MISO, Input. SPIOPEN() in smartBASIC selects SPI function; MOSI and CLK are outputs when in SPI master mode
35	SIO_06/ UART_TX	SIO_06	UART_TX	OUT	Set High in FW	L1	PO.06	UARTCLOSE() selects DIO functionality. UARTOPEN() selects UART COMMS behaviour
36	SIO_26/ I2C_SDA	SIO_26	I2C_SDA	IN	PULL- UP	G1	PO.26	Laird Devkit: I2C RTC chip. I2C data line.
37	SIO_07/ UART_CTS	SIO_07	UART_CTS	IN	PULL- DOWN	M2	PO.07	UARTCLOSE() selects DIO functionality. UARTOPEN() selects UART COMMS behaviour
38	SIO_27/ I2C_SCL	SIO_27	I2C_SCL	IN	PULL- UP	H2	PO.27	Laird Devkit: I2C RTC chip. I2C clock line.
39	SIO_05/ UART_RTS/ AIN3	SIO_05	UART_RTS/ AIN3	OUT	Set Low in FW	K2	PO.05/AIN3	UARTCLOSE() selects DIO functionality. UARTOPEN() selects UART COMMS behaviour
40	GND	-	-	-	-	-	-	<u>-</u>
41	SIO_01/ XL2	SIO_01	XL2	IN	PULL- UP	F2	PO.01/XL2	Laird Devkit: Optional 32.768kHz crystal pad XL2 and associated load capacitor.
42	SIO_00/ XL1	SIO_00	XL1	IN	PULL- UP	D2	PO.00/XL1	Laird Devkit: Optional 32.768kHz crystal pad XL1 and associated



Pin #	Pin Name	Default Function	Alternate Function	In/ Out	Pull Up/ Down	nRF52840 QFN Pin	nRF52840 QFN Name	Comment
								load capacitor.
43	GND	-	-	-	-	-	-	-
44	SIO_31/ AIN7	SIO_31	AIN7	IN	PULL- UP	A8	PO.31/AIN7	-
45	SIO_30/ AIN6	SIO_30	AIN6	IN	PULL- UP	В9	PO.30/AIN6	-
46	SIO_28/ AIN4	SIO_28	AIN4	IN	PULL- UP	B11	PO.28/AIN4	-
47	GND	-	-	-	-	-	-	-
48	SIO_29/ AIN5	SIO_29	AIN5	IN	PULL- UP	A10	PO.29/AIN5	-
49	SIO_03/ AIN1	SIO_03	AIN1	IN	PULL- UP	B13	PO.03/AIN1	Laird Devkit: Temp Sens Analog
50	SIO_02/ AIN0	SIO_02	AIN0	IN	PULL- DOWN	A12	PO.02/AIN0	Internal pull-down. Pull High externally to enter VSP (Virtual Serial Port) Service.
51	SIO_46	SIO_46	-	IN	PULL- UP	B15	P1.14	-
52	GND	-	-	-	-	-	-	-
53	SIO_47	SIO_47	-	IN	PULL- UP	A14	P1.15	-
54	SIO_44	SIO_44	-	IN	PULL- UP	B17	P1.12	Laird Devkit: SPI EEPROM. SPI_Eeprom_CS, Input
55	GND	-	-	-	-	-	-	-
56	SIO_45	SIO_45	-	IN	PULL- UP	A16	P1.13	-
57	NFC2/ SIO_10	NFC2	SIO_10	IN	-	J24	PO.10/NFC2	-
58	GND	-	-	-	-	-	-	-
59	NFC1/ SIO_09	NFC1	SIO_09	IN	-	L24	PO.09/NFC1	-
60	SIO_43	SIO_43	-	IN	PULL- UP	B19	P1.11	-
61	SIO_37	SIO_37	-	IN	PULL- UP	T23	P1.05	-
62	SIO_42	SIO_42	-	IN	PULL- UP	A20	P1.10	-
63	SIO_38	N/C	-	IN	PULL- UP	R24	P1.06	Reserved for future use. Do not connect.
64	SIO_39	SIO_39	-	IN	PULL- UP	P23	P1.07	-
65	GND	-	-	-	-	-	-	-
66	GND	-	-	-	-	-	-	-



Pin #	Pin Name	Default Function	Alternate Function	In/ Out	Pull Up/ Down	nRF52840 QFN Pin	nRF52840 QFN Name	Comment
67	GND	-	-	-	-	-	-	-
68	GND	-	-	-	-	-	-	-
69	GND	-	-	-	-	-	-	-
70	GND	-	-	-	-	-	-	-
71	GND	-	-	-	-	-	-	-

Pin Definition Notes:

Note 1 SIO = Signal Input or Output. Secondary function is selectable in *smart*BASIC application or via Nordic SDK. I/O voltage level tracks VDD. AIN = Analog Input.

Note 2 At reset, all SIO lines are configured as the defaults shown above.

SIO lines can be configured through the *smartBASIC* application script to be either inputs or outputs with pull-ups or pull-downs. When an alternative SIO function is selected (such as I2C or SPI), the firmware does not allow the setup of internal pull-up/pull-down. Therefore, when I2C interface is selected, pull-up resistors on I2C SDA and I2C SCL *must* be connected externally as per I2C standard.

Note 3 JTAG (two-wire SWD interface), pin 1 (SWDIO) and pin 3 (SWDCLK).

JTAG is required because Nordic SDK applications can only be loaded using JTAG (*smart*BASIC firmware can be loaded using the JTAG as well as UART). We recommend that you use JTAG (2-wire interface) to handle future DSU840 module *smart*BASIC firmware upgrades. You MUST wire out the JTAG (2-wire interface) on your host design (see Figure 2, where four lines (SWDIO, SWDCLK, GND and VDD) should be wired out. *smart*BASIC firmware upgrades can still be performed over the DSU840 UART interface, but this is slower (60 seconds using UART vs. 10 seconds when using JTAG) than using the DSU840 JTAG (2-wire interface).

Upgrading *smart*BASIC firmware or loading the *smart*BASIC applications is done using the UART interface.

Note 4 Pull the nRESET pin (pin 19) low for minimum 100 milliseconds to reset the DSU840.

Note 5 The SIO_02 pin (pin 50) must be pulled high externally to enable VSP (Virtual Serial Port) which would allow OTA (over-the-air) *smart*BASIC application download. Refer to the latest firmware release documentation for details.

Note 6 Ensure that SIO_02 (pin 50) and AutoRUN (pin 5) are *not both high* (externally), in that state, the UART is bridged to Virtual Serial Port service; the DSU840 module does not respond to AT commands and cannot load *smart*BASIC application scripts.

Note 7 Pin 5 (nAutoRUN) is an input, with active low logic. In the development kit it is connected so that the state is driven by the host's DTR output line. The nAutoRUN pin must be externally held high or low to select between the following two DSU840 operating modes:

- Self-contained Run mode (nAutoRUN pin held at 0V –this is the default (internal pull-down enabled))
- Interactive/Development mode (nAutoRUN pin held at VDD)

The *smart*BASIC firmware checks for the status of nAutoRUN during power-up or reset. If it is low and if there is a *smart*BASIC application script named **\$autorun\$**, then the *smart*BASIC firmware executes the application script automatically; hence the name Self-contained Run Mode.

Note 8 The *smartBASIC* firmware has SIO pins as Digital (Default Function) INPUT pins, which are set PULL-UP by default. This avoids floating inputs (which can cause current consumption to drive with time in low power modes (such as Standby Doze). You can disable the PULL-UP through your *smartBASIC* application.

All of the SIO pins (with a default function of DIO) are inputs (apart from SIO_05 and SIO_06, which are outputs):

- SIO 06 (alternative function UART_TX) is an output, set High (in the firmware).
- SIO_05 (alternative function UART_RTS) is an output, set Low (in the firmware).
- SIO_08 (alternative function UART_RX) is an input, set with internal pull-up (in the firmware).
- SIO 07 (alternative function UART CTS) is an input, set with internal pull-down (in the firmware).
- SIO_02 is an input set with internal pull-down (in the firmware). It is used for OTA downloading of



Pin Definition Notes:

- smartBASIC applications. Refer to the latest firmware extension documentation for details.
- UART_RX, UART_TX, and UART_CTS are 3.3 V level logic (if VDD is 3.3 V; such as SIO pin I/O levels track VDD). For example, when Rx and Tx are idle, they sit at 3.3 V (if VDD is 3.3 V). Conversely, handshaking pins CTS and RTS at 0V are treated as assertions.

Note 9 DSU840 also allows as an option to connect an external higher accuracy (±20 ppm) 32.768 kHz crystal to the DSU840 pins SIO_01/XL2 (pin 41) and SIO_00/XL1 (pin 42). This provides higher accuracy protocol timing and helps with radio power consumption in the system standby doze/deep sleep modes by reducing the time that the Rx window must be open.

Note 10 Not required for DSU840 module normal operation. The on-chip 32.768kHz LFRC oscillator provides the standard accuracy of ±500 ppm, with calibration required every 8seconds (default) to stay within ±500 ppm.

DSU840 power supply options:

- Option 1 Normal voltage power supply mode entered when the external supply voltage is connected to both the VDD and VDD_HV pins (so that VDD equals VDD_HV). Connect external supply within range 1.7V to 3.6V range to DSU840 VDD and VDD_HV pins.
- Option 2 High voltage mode power supply mode (using DSU840 VDD_HV pin) entered when the external supply voltage in ONLY connected to the VDDH pin and the VDD pin is not connected to any external voltage supply. Connect external supply within range 2.5V to 5.5V range to DSU840 VDD_HV pin. DSU840 VDD pin left unconnected.
 - Nordic Errata 197 and 202 related to the use of VDD_HV DCDC convertor, for details refer to http://infocenter.nordicsemi.com/pdf/nRF52840_Rev_1_Errata_v1.1.pdf. Nordic Errata 202 means no external current draw (from VDD pin) is allowed during power up and VDD_HV rise time (to 3V) is below one millisecond.
- For either option, if you use USB interface then the DSU840 VBUS pin must be connected to external supply within the range 4.35V to 5.5V. When using the DSU840 VBUS pin, you MUST externally fit a 4.7uF to ground.

3.2 Electrical Specifications

3.2.1 Absolute Maximum Ratings

Absolute maximum ratings for supply voltage and voltages on digital and analogue pins of the module are listed below; exceeding these values causes permanent damage.

Table 2: Maximum current ratings

Parameter	Min	Max	Unit
Voltage at VDD pin	-0.3	+3.9 (Note 1)	V
Voltage at VDD_HV pin	-0.3	+5.8	V
VBUS	-0.3	+5.8	V
Voltage at GND pin		0	V
Voltage at SIO pin (at VDD≤3.6V)	-0.3	VDD +0.3	V
Voltage at SIO pin (at VDD≥3.6V)	-0.3	3.9	V
Radio RF input level	-	10	dBm
Environmental			
Storage temperature	-40	+85	°C
MSL (Moisture Sensitivity Level)	-	4	-
ESD (as per EN301-489)			



Parameter	Min	Max	Unit
Conductive		4	KV
Air Coupling		8	KV
Flash Memory (Endurance) (Note 2)	-	10000	Write/erase cycles
Flash Memory (Retention)	-	10 years at 40°C	-

Maximum Ratings Notes:

Note 1 The absolute maximum rating for VDD_nRF pin (max) is 3.9V for the DSU840.

Note 2 Wear levelling is used in file system.

3.2.2 Recommended Operating Parameters

Table 3: Power supply operating parameters

Parameter	Min	Тур	Max	Unit
VDD (independent of DCDC) ¹ supply range	1.7	3.3	3.6	V
VDD_HV (independent of DCDC) supply range	2.5	3.7	5.5	V
VBUS USB supply range	4.35	5	5.5	V
VDD Maximum ripple or noise ²	-	-	10	mV
VDD supply rise time (0V to 1.7V) ³	-	-	60	mS
Time in Power				mS
				mS
				mS
VDD_HV supply rise time (0V to 3.7V) ³			100	mS
Operating Temperature Range	-40	-	+85	°C

Recommended Operating Parameters Notes:

Note 1	4.7 uF internal to module on VDD. The internal DCDC convertor or LDO is decided by the underlying BLE stack.
Note 2	This is the maximum VDD or VDD_HV ripple or noise (at any frequency) that does not disturb the radio.
Note 3	The on-board power-on reset circuitry may not function properly for rise times longer than the specified maximum.

Note 4 DSU840 power supply options:

 Option 1 – Normal voltage power supply mode entered when the external supply voltage is connected to both the VDD and VDD_HV pins (so that VDD equals VDD_HV). Connect external supply within range 1.7V to 3.6V range to DSU840 VDD and VDD_HV pins.

OR

- Option 2 High voltage mode power supply mode (using DSU840 VDD_HV pin) entered when the external supply voltage in ONLY connected to the VDD_HV pin and the VDD pin is not connected to any external voltage supply. Connect external supply within range 2.5V to 5.5V range to DSU840 VDD_HV pin. DSU840 VDD pin left unconnected.
 - Nordic Errata 197 and 202 related to the use of VDD_HV DCDC convertor, for details refer to http://infocenter.nordicsemi.com/pdf/nRF52840_Rev_1_Errata_v1.1.pdf. Nordic Errata 202 means no external current draw (from VDD pin) is allowed during power up and VDD_HV rise time (to 3V) is below 1 millisecond
- For either option, if you use USB interface then the DSU840 VBUS pin must be connected to external supply within the range 4.35V to 5.5V. When using the DSU840 VBUS pin, you MUST externally fit a 4.7uF to ground.



Table 4: Signal levels for interface, SIO

Parameter	Min	Тур	Max	Unit
V _{IH} Input high voltage	0.7 VDD		VDD	V
V _{IL} Input low voltage	VSS		0.3 x VDD	V
V _{OH} Output high voltage				
(std. drive, 0.5mA) (Note 1)	VDD -0.4		VDD	V
(high-drive, 3mA) (Note 1)	VDD -0.4		VDD	V
(high-drive, 5mA) (Note 2)	VDD -0.4		VDD	
Vol. Output low voltage				
(std. drive, 0.5mA) (Note 1)	VSS		VSS+0.4	V
(high-drive, 3mA) (Note 1)	VSS		VSS+0.4	V
(high-drive, 5mA) (Note 2)	VSS		VSS+0.4	
V _{OL} Current at VSS+0.4V, Output set low				
(std. drive, 0.5mA) (Note 1)	1	2	4	mA
(high-drive, 3mA) (Note 1)	3	-	-	mA
(high-drive, 5mA) (Note 2)	6	10	15	mA
V _{OL} Current at VDD -0.4, Output set low				
(std. drive, 0.5mA) (Note 1)	1	2	4	mA
(high-drive, 3mA) (Note 1)	3	-	-	mA
(high-drive, 5mA) (Note 2)	6	9	14	mA
Pull up resistance	11	13	16	kΩ
Pull down resistance	11	13	16	kΩ
Pad capacitance		3		pF
Pad capacitance at NFC pads		4		pF

Signal Levels Notes:

Note 1 For VDD≥1.7V. The firmware supports high drive (3 mA, as well as standard drive).

Note 2 For VDD≥2.7V. The firmware supports high drive (5 mA (since VDD≥2.7V), as well as standard drive).

The GPIO (SIO) high reference voltage always equals the level on the VDD pin.

- Normal voltage mode The GPIO high level equals the voltage supplied to the VDD pin
- High voltage mode The GPIO high level equals the level specified (is configurable to 1.8V, 2.1V, 2.4V, 2.7V, 3.0V, and 3.3V. The default voltage is 1.8V). In High voltage mode, the VDD pin becomes an output voltage pin. The VDD output voltage and hence the GPIO is configurable from 1.8V to 3.3V with possible settings of 1.8V, 2.1V, 2.4V, 2.7V, 3.0V, and 3.3V. Refer to Table 15 for additional details.



Parameter	Min	Тур	Max	Unit
Maximum sample rate			200	kHz
ADC Internal reference voltage	-1.5%	0.6 V	+1.5%	%
ADC pin input internal selectable scaling		4, 2, 1, 1/2, 1/3, 1/4, 1/5 1/6		scaling
ADC input pin (AIN) voltage maximum without damaging ADC w.r.t (see Note 1) VCC Prescaling				
0V-VDD 4, 2, 1, ½, 1/3, ¼, 1/5, 1/6		VDD+0.3		V
Configurable Resolution	8-bit mode	10-bit mode	12-bit mode	bits
Configurable (see Note 2)				
Acquisition Time, source resistance ≤10kΩ Acquisition		3		uS
Time, source resistance ≤40kΩ		5		uS
Acquisition Time, source resistance ≤100kΩ		10		uS
Acquisition Time, source resistance ≤200kΩ		15		uS
Acquisition Time, source resistance ≤400kΩ		20		uS
Acquisition Time, source resistance ≤800kΩ		40		uS
Conversion Time (see Note 3)		<2		uS
ADC input impedance (during operation) (see Note 3)				
Input Resistance		>1		MOhm
Sample and hold capacitance at maximum gain		2.5		pF

Recommended Operating Parameters Notes:

Note 1	Stay within internal 0.6 V reference voltage with given pre-scaling on AIN pin and do not violate ADC maximum
	input voltage (for damage) for a given VCC, e.g. If VDD is 3.6V, you can only expose AIN pin to VDD+0.3 V.
	Default pre-scaling is 1/6 which configurable via smartBASIC.

Note 2 Firmware allows configurable resolution (8-bit, 10-bit or 12-bit mode) and acquisition time. DSU840 ADC is a Successive Approximation type ADC (SSADC), as a result no external capacitor is needed for ADC operation. Configure the acquisition time according to the source resistance that customer has.

The sampling frequency is limited by the sum of sampling time and acquisition time. The maximum sampling time is 2us. For acquisition time of 3us the total conversion time is therefore 5us, which makes maximum sampling frequency of 1/5us = 200kHz. Similarly, if acquisition time of 40us chosen, then the conversion time is 42us and the maximum sampling frequency is 1/42us = 23.8kHz.

Note 3 ADC input impedance is estimated mean impedance of the ADC (AIN) pins.



3.3 Programmability

3.4.1 DSU840 Default Firmware

The DSU840 module comes loaded with *smart*BASIC firmware but does not come loaded with any *smart*BASIC application script (as that is dependent on customer-end application or use). Laird Connectivity provides many sample *smart*BASIC application scripts via a sample application folder on GitHub – https://github.com/LairdCP/DSU840-Applications

Therefore, it boots into AT command mode by default.

3.3.1 DSU840 Special Function Pins in *smartBASIC*

Refer to the *smart*BASIC extension manual for details of functionality connected to this:

- nAutoRUN pin (SIO_35), see Table 6 for default
- VSP pin (SIO_02), see Table 7 for default
- SIO_38 Reserved for future use. Do not connect. See Table 8

Table 6: nAutoRUN pin

Signal Name	Pin#	I/O	Comments	
nAutoRUN /(SIO_35)	5	1	Input with active low logic. Internal pull down (default). Operating mode selected by nAutoRun pin status:	
			 Self-contained Run mode (nAutoRUN pin held at 0V). If Low (0V), runs \$autorun\$ if it exists Interactive/Development mode (nAutoRUN pin held at VCC). If High (VCC), runs via at+run (and file name of application) 	

In the development board nAutoRUN pin is connected so that the state is driven by the host's DTR output line.

Table 7: VSP mode

Signal Name	Pin#	I/O	Comments
SIO_02	50	I	Internal pull down (default).
			VSP mode selected by externally pulling-up SIO_02 pin:
			High (VCC), then OTA smartBASIC application download is possible.

Table 8: SIO_38

Signal Name	Pin#	I/O	Comments
SIO_38	63	I	Internal pull up (default).
			Reserved for future use. Do not connect if using smartBASIC FW.



4 POWER CONSUMPTION

Data at VDD of 3.3 V with internal (to chipset) LDO ON or with internal (to chipset) DCDC ON (see Power Consumption Note 1) and 25°C.

4.1 Power Consumption

Table 9: Power consumption

Parameter	Min	Тур	Max	Unit
Active mode 'peak' current (Note 1)		With DCDC [with LDO]		
(Advertising or Connection)				
Tx only run peak current @ Txpwr = +8 dBm		14.8 [32.7]		mA
Tx only run peak current @ Txpwr = +4 dBm		9.6 [21.4]		mA
Tx only run peak current @ Txpwr = 0 dBm		4.8 [10.6]		mA
Tx only run peak current @ Txpwr = -4 dBm		3.1 [8.1]		mA
Tx only run peak current @ Txpwr = -8 dBm		3.3 [7.2]		mA
Tx only run peak current @ Txpwr = -12 dBm		3.0 [6.4]		mA
Tx only run peak current @ Txpwr = -16 dBm		2.8 [6.0]		mA
Tx only run peak current @ Txpwr = -20 dBm		2.7 [5.6]		mA
Tx only run peak current @ Txpwr = -40 dBm		2.3 [4.6]		mA
Active Mode				
Rx only 'peak' current, BLE 1Mbps (Note 1)		4.6 [9.9]		mA
Rx only 'peak' current, BLE 2Mbps (Note 2)		5.2 [11.1]		mA
Ultra-Low Power Mode 1 (Note 2)		3.1		uA
Standby Doze, 256k RAM retention				
Ultra-Low Power Mode 2 (Note 3)		0.4		
Deep Sleep (no RAM retention)		0.4		uA
Active Mode Average current (Note 4)				
Advertising Average Current draw				
Max, with advertising interval (min) 20 mS		Note4		uA
Min, with advertising interval (max) 10240 mS		Note4		uA
Connection Average Current draw				
Max, with connection interval (min) 7.5 mS		Note4		uA
Min, with connection interval (max) 4000 mS		Note4		uA

Power Consumption Notes:

Note 1	This is for Peak Radio Current only, but there is additional current due to the MCU. The internal DCDC convertor or LDO is decided by the underlying BLE stack.
Note 2	DSU840 modules Standby Doze is 3.1 uA typical. When using <i>smart</i> BASIC firmware, Standby Doze is entered automatically (when a waitevent statement is encountered within a <i>smart</i> BASIC application script). In Standby Doze, all peripherals that are enabled stay on and may re-awaken the chip. Depending on active peripherals, current consumption ranges from 3.1 µA to 370 uA (when UART is ON). See individual peripherals current consumption data in the Peripheral Block Current Consumption section. smartBASIC

firmware has functionality to detect GPIO change with no current consumption cost, it is

possible to close the UART and get to the 3.1 uA current consumption regime and still be able to



Power Consumption Notes:

detect for incoming data and be woken up so that the UART can be re-opened at expense of losing that first character.

The DSU840 Standby Doze current consists of the below nRF52840 blocks:

- nRF52 System ON IDLE current (no RAM retention) (0.7 uA) This is the base current of the CPU
- LFRC (0.7 uA) and RTC (0.1uA) running as well as 256k RAM retention (1.4 uA) This adds to the total of 3.1 uA typical. The RAM retention is 20nA per 4k block, but this can vary to 30nA per 4k block which would make the total 3.7uA.

Note 3

In Deep Sleep, everything is disabled and the only wake-up sources (including NFC to wakeup) are reset and changes on SIO or NFC pins on which sense is enabled. The current consumption seen is ~0.4 uA typical in DSU840 modules.

Coming out from Deep Sleep to Standby Doze through the reset vector.

Note 4

Average current consumption depends on several factors (including Tx power, VCC, accuracy of 32MHz and 32.768 kHz). With these factors fixed, the largest variable is the advertising or connection interval set.

Advertising Interval range:

20 milliseconds to 10240 mS (10485759.375 mS in BT 5.1) in multiples of 0.625 milliseconds.

For an advertising event:

- The minimum average current consumption is when the advertising interval is large 10240 mS (10485759.375 mS in BT 5.1) although this may cause long discover times (for the advertising event) by scanners
- The maximum average current consumption is when the advertising interval is small 20 mS
 Other factors that are also related to average current consumption include the advertising payload bytes in each advertising packet and whether it's continuously advertising or periodically advertising.

Connection Interval range (for a peripheral):

7.5 milliseconds to 4000 milliseconds in multiples of 1.25 milliseconds.

For a connection event (for a peripheral device):

- The minimum average current consumption is when the connection interval is large 4000 milliseconds
- The maximum average current consumption is with the shortest connection interval of 7.5 ms; no slave latency.

Other factors that are also related to average current consumption include:

- Number packets per connection interval with each packet payload size
- An inaccurate 32.768 kHz master clock accuracy would increase the average current consumption.

Connection Interval range (for a central device):

• 2.5 milliseconds to 40959375 milliseconds in multiples of 1.25 milliseconds.



4.2 Peripheral Block Current Consumption

The values below are calculated for a typical operating voltage of 3V.

Table 10: UART power consumption

		Тур			
Parameter	Min	WITH DCDC(REG1)	WITH LDO(REG1)	Max	Unit
UART Run current @ 115200 bps	-	729	951	-	uA
UART Run current @ 1200 bps	-	729	951	-	uA
Idle current for UART (no activity)	-	29	29	-	uA
UART Baud rate	1.2	-		1000	kbps

Table 11: SPI power consumption

		Ту			
Parameter	Min	WITHDCDC(REG1)	WITH LDO(REG1)	Max	Unit
SPI Master Run current @ 2 Mbps	-	803	1040	-	uA
SPI Master Run current @ 8 Mbps	-	803	1040	-	uA
Idle current for SPI (no activity)	-	<1	<1	-	uA
SPI bit rate	-	-		8	Mbps

Table 12: I2C power consumption

		Ту			
Parameter	Min	WITH DCDC(REG1)	WITH LDO(REG1)	Max	Unit
I2C Run current @ 100 kbps	-	967	1250	-	uA
I2C Run current @ 400 kbps	-	967	1250	-	uA
Idle current for I2C (no activity)	-	3.2	3.2	-	uA
I2C Bit rate	100	-		400	kbps

Table 13: ADC power consumption

		Ту			
Parameter	Min	WITH DCDC(REG1)	WITH LDO(REG1)	Max	Unit
ADC current during conversion	-	1640	2010	-	uA
Idle current for ADC (no activity)	-	0	0	-	uA

The above current consumption is for the given peripheral including the internal blocks that are needed for that peripheral for both the case when DCDC(REG1) is on and off. The peripheral Idle current is when the peripheral is enabled but not running (not sending data or being used) and must be added to the StandByDoze current (Nordic System ON Idle current). In all cases radio is not turned on.

For asynchronous interface, like the UART (asynchronous as the other end can communicate at any time), the UART on the DSU840 must be kept open (by a command in *smart*BASIC application script), resulting in the base current consumption penalty.

For a synchronous interface like the I2C or SPI (since DSU840 side is the master), the interface can be closed and opened (by a command in *smart*BASIC application script) only when needed, resulting in current saving (no base current consumption penalty). There's a similar argument for ADC (open ADC when needed).



5 FUNCTIONAL DESCRIPTION

To provide the widest scope for integration, a variety of physical host interfaces/sensors are provided. The major DSU840 series module functional blocks described below.

5.1 Power Management

Power management features:

- System Standby Doze and Deep Sleep modes
- Open/Close peripherals (UART, SPI, QSPI, I2C, SIO's, ADC). Peripherals consume current when open; each peripheral
 can be individually closed to save power consumption
- Use of the internal DCDC convertor or LDO is decided by the underlying BLE stack
- smartBASIC command allows the supply voltage to be read (through the internal ADC)
- Pin wake-up system from deep sleep
- Power supply features:
- Supervisor hardware to manage power during reset, brownout, or power fail.
- 1.7V to 3.6V supply range for normal power supply (VDD pin) using internal DCDC convertor or LDO decided by the underlying BLE stack.
- 2.5V to 5.5 supply range for High voltage power supply (VDD_HV pin) using internal DCDC convertor or LDO decided by the underlying BLE stack.
- 4.35V to 5.5V supply range for powering USB (VBUS pin) portion of DSU840 only. The remainder of the DSU840 module circuitry must still be powered through the VDD (or VDD_HV) pin.

5.2 DSU840 Power Supply Options

The DSU840 module power supply internally contains the following two main supply regulator stages (Figure 1):

- REG0 Connected to the VDD_HV pin
- REG1 Connected to the VDD pin

The USB power supply is separate (connected to the VBUS pin).




Figure 1: DSU840 power supply block diagram (adapted from the following resource: http://infocenter.nordicsemi.com/pdf/nRF52840_PS_v1.0.pdf

The DSU840 power supply system enters one of two supply voltage modes, normal or high voltage mode, depending on how the external supply voltage is connected to these pins.



DSU840 power supply options:

Option 1 – Normal voltage power supply mode entered when the external supply voltage is connected to both the VDD and VDD_HV pins (so that VDD equals VDD_HV). Connect external supply within range 1.7V to 3.6V range to DSU840 VDD and VDD HV pins.

OR

• Option 2 – High voltage mode power supply mode (using DSU840 VDD_HV pin) entered when the external supply voltage in ONLY connected to the VDD_HV pin and the VDD pin is not connected to any external voltage supply. Connect external supply within range 2.5V to 5.5V range to DSU840 VDD_HV pin. DSU840 VDD pin left unconnected. Nordic Errata 197 and 202 related to the use of VDD_HV DCDC convertor, for details refer to http://infocenter.nordicsemi.com/pdf/nRF52840_Rev_1_Errata_v1.1.pdf. Nordic Errata 202 means no external current draw (from VDD pin) is allowed during power up and VDD_HV rise time (to 3V) is below 1mS.

For either option, if you use USB interface then the DSU840 VBUS pin must be connected to external supply within the range 4.35V to 5.5V. When using the DSU840 VBUS pin, you **MUST** externally fit a 4.7uF to ground.

Table 14 summarizes these power supply options.

Table 14: DSU840 powering options

Power Supply Pins and Operating Voltage Range	OPTION1 Normal voltage mode operation connect?	OPTION2 High voltage mode operation connect?	OPTION1 with USB peripheral, operation, and normal voltage connect?	OPTION2 with USB peripheral, operation, and high voltage connect?
VDD (pin31) 1.7V to 3.6V	Yes (Note 1)	No (Note 2)	Yes	No (Note 2)
VDD_HV (pin25) 2.5V to 5.5V	No	Yes	No	Yes (Note 5)
VBUS (pin24) 4.35V to 5.5V	No	(Note 3)	Yes (Note 4)	Yes (Note 4)

Power Supply Option Notes:

Note 1 Option 1 – External supply voltage is connected to BOTH the VDD and VDD_HV pins (so that VDD equals VDD HV). Connect external supply within range 1.7V to 3.6V range to BOTH DSU840 VDD and VDD HV pins.

Note 2 Option 2 – External supply within range 2.5V to 5.5V range to the DSU840 VDD_HV pin ONLY. DSU840 VDD pin left unconnected.

In High voltage mode, the VDD pin becomes an output voltage pin. It can be used to supply external circuitry from the VDD pin. Before any current can be taken from the DSU840 VDD pin, this feature must be enabled in the DSU840. Additionally, the VDD output voltage is configurable from 1.8V to 3.3V with possible settings of 1.8V, 2.1V, 2.4V, 2.7V, 3.0V, and 3.3V. The default voltage is 1.8V.

The supported DSU840 VDD pin output voltage range depends on the supply voltage provided on the DSU840 VDD_HV pin. The minimum difference between voltage supplied on the VDD_HV pin and the voltage output on the VDD pin is 0.3 V. The maximum output voltage of the VDD pin is VDDH - 0.3 V. Table4 shows the current that can be drawn by external circuitry from VDD pin in high voltage mode (supply on VDD_HV).

Table 15: Current that can be drawn by external circuitry from VDD pin in High voltage mode (supply on VDD_HV)

Parameter	Min	Тур	Max	Unit
External current draw (from VDD pin) allowed in High Voltage mode (supply on VDD_HV) during System OFF (DSU840 Deep Sleep)			1	mA
External current draw (from VDD pin) allowed in High Voltage mode (supply on VDD_HV) when radio Tx RF power higher than 4dBm.			5	mA



Power Supply Option Notes:

	Ext	ernal current draw (from VDD pin) allowed in High Voltage mode		25	mΑ						
		External current draw (from VDD pin) allowed in High Voltage mode (supply on VDD_HV) when radio Tx RF power lower than 4dBm. Minimum difference between voltage supplied on VDD_HV pin and									
		nimum difference between voltage supplied on VDD_HV pin and tage on VDD pin	0.3	V							
Note 3	Exter	External current draw is the sum of all GPIO currents and current being drawn from VDD.									
	Depe	Depends on whether USB operation is required									
Note 4	When using the DSU840 VBUS pin, you must externally fit a 4.7uF capacitor to ground.										
Note 5	To us	se the DSU840 USB peripheral:									
	1.	Connect the DSU840 VBUS pin to the external supply within the range 4.35 DSU840 VBUS pin, you MUST externally fit a 4.7uF to ground.	V to 5.5V.	When us	ing the						
	Connect the external supply to either the VDD (Option 1) or VDD_HV (Option 2) pin to operate the DSU840 module.										
		When using the DSU840 USB peripheral, the VBUS pin can be supplied from (within the operating voltage range of the VBUS pin and VDD HV pin).	m same so	urce as \	/DD_HV						

5.3 Clocks and Timers

5.3.1 Clocks

The integrated high accuracy 32 MHz (±10 ppm) crystal oscillator helps with radio operation and reducing power consumption in the active modes.

The integrated on-chip 32.768 kHz LFRC oscillator (±500 ppm) provides protocol timing and helps with radio power consumption in the system StandByDoze and Deep Sleep modes by reducing the time that the RX window needs to be open.

To keep the on-chip 32.768 kHz LFRC oscillator within ±500 ppm (which is needed to run the BLE stack) accuracy, RC oscillator needs to be calibrated (which takes 33 mS) regularly. The default calibration interval is eight seconds which is enough to keep within ±500 ppm. The calibration interval ranges from 0.25 seconds to 31.75 seconds (in multiples of 0.25 seconds) and configurable via firmware

5.3.2 Timers

When using *smart*BASIC, the timer subsystem enables applications to be written which allow future events to be generated based on timeouts.

- Regular Timer There are eight built-in timers (regular timers) derived from a single RTC clock which are controlled solely by smartBASIC functions. The resolution of the regular timer is 976 microseconds.
- Tick Timer A 31-bit free running counter that increments every (1) millisecond. The resolution of this counter is 488 microseconds.

. For timer utilization when using the Nordic SDK, refer to http://infocenter.nordicsemi.com/index.jsp.

5.4 Radio Frequency (RF)

- 2402–2480 MHz Bluetooth Low Energy radio BT 5.1 1 Mbps, 2 Mbps, and Long-range (125 kbps and 500 kbps) overthe-air data rate.
- Tx output power of +8 dBm programmable down to 7 dBm, 6 dBm, 5 dBm, 4 dBm, 2 dBm, 0 dBm and further down to -20 dBm in steps of 4 dB and final TX power level of -40 dBm.
- Receiver (with integrated channel filters) to achieve maximum sensitivity -95 dBm @ 1 Mbps BLE, -92 dBm @2 Mbps, -103 dBm @ 125 kbps long-range and -99 dBm @500kbps long-range).
- RF conducted interface available in the following two ways:



- DSU840: RF connected to on-board IPEX MH4 RF connector
- Antenna options:
 - External antenna connected with to IPEX MH4 RF connector on the DSU840
- Received Signal Strength Indicator (RSSI)
- RSSI accuracy (valid range -90 to -20dBm) is ±2dB typical
- RSSI resolution 1dB typical
- DSU840 can run the ANT and Bluetooth LE protocols concurrently. The radio time is time-sliced and shared between the
 protocols. The scheduling is autonomous and connections are maintained. Leverage the interoperability of Bluetooth LE
 stack and let a Bluetooth LE device, such as a smartphone, interact with the ANT network.

5.5 USB interface

DSU840 has USB2.0 FS (Full Speed, 12Mbps) hardware capability. There is a CDC driver/Virtual UART as well as other USB drivers available via Nordic SDK – such as: usb_audio, usb_hid, usb_generic, usb_msc (mass storage device).

Table 16: USB interface

Signal Name	Pin No	I/O	I/O Comments					
D-	17	I/O						
D+	15	I/O						
VBUS	S 24		When using the DSU840 VBUS pin (which is mandatory when USB interface is used), Customer MUST connect externally a 4.7uF capacitor to ground.					
VBUS			Note: You MUST power the rest of DSU840 module circuitry through the VDD pin (OPTION1) or VDD_HV pin (OPTION2).					

5.6 SPI Bus

The SPI interface is an alternate function on SIO pins.

The module is a master device that uses terminals SPI_MOSI, SPI_MISO, and SPI_CLK. SPI_CS is implemented using any spare SIO digital output pins to allow for multi-dropping.

The SPI interface enables full duplex synchronous communication between devices. It supports a 3-wire (SPI_MOSI, SPI_MISO, SPI_SCK,) bidirectional bus with fast data transfers to and from multiple slaves. Individual chip select signals are necessary for each of the slave devices attached to a bus, but control of these is left to the application through use of SIO signals. I/O data is double-buffered.

The SPI peripheral supports SPI mode 0, 1, 2, and 3.

Table 17: SPI interfaces

 1010 111 G1 1 111C011G00			
Signal Name	Pin No	I/O	Comments
SIO_40/SPI_MOSI	IO_40/SPI_MOSI 32		This interface is an alternate function configurable by
SIO_04/AIN2/SPI_MISO	34	I	smartBASIC. Default in the FW pin 56 and 53 are SIO inputs. SPIOPEN() in smartBASIC selects SPI function and changes pin 56 and 53 to outputs
SIO_41/SPI_CLK	30	0	(when in SPI master mode).
Any_SIO/SPI_CS	54	I	SPI_CS is implemented using any spare SIO digital output pins to allow for multi-dropping. On Laird Connectivity devboard SIO_44 (pin54) used as SPI_CS.

5.7 I2C Interface

The I2C interface is an alternate function on SIO pins.

The two-wire interface can interface a bi-directional wired-OR bus with two lines (SCL, SDA) and has master /slave topology. The interface is capable of clock stretching. Data rates of 100 kbps and 400 kbps are supported.



An I2C interface allows multiple masters and slaves to communicate over a shared wired-OR type bus consisting of two lines which normally sit at VDD. The SCL is the clock line which is always sourced by the master and SDA is a bi-directional data line which can be driven by any device on the bus.

IMPORTANT:

It is essential to remember that pull-up resistors on both SCL and SDA lines are not provided in the module and MUST be provided external to the module.

Table 18: I2C interface

Signal Name	Pin No	I/O	Comments
SIO_26/I2C_SDA	36	I/O	This interface is an alternate function on each pin, configurable by
SIO_27/I2C_SCL	38	I/O	smartBASIC. I2COPEN() in smartBASIC selects I2C function.

5.8 General Purpose I/O, ADC, PWM and FREQ

5.8.1 **GPIO**

The 19 SIO pins are configurable by *smart*BASIC application script or Nordic SDK. They can be accessed individually. Each has the following user configured features:

- Input/output direction
- Output drive strength (standard drive 0.5 mA or high drive 5mA)
- Internal pull-up and pull-down resistors (13 K typical) or no pull-up/down or input buffer disconnect
- Wake-up from high or low-level triggers on all pins

5.8.2 ADC

The ADC is an alternate function on SIO pins, configurable by smartBASIC or Nordic SDK.

The DSU840 provides access to 8-channel 8/10/12-bit successive approximation ADC in one-shot mode. This enables sampling up to 8 external signals through a front-end MUX. The ADC has configurable input and reference pre-scaling and sample resolution (8, 10, and 12 bit).

5.8.2.1 Analog Interface (ADC)

Table 19: Analog interface

Signal Name	Pin No	I/O	Comments
SIO_05/UART_RTS/AIN3 - Analog Input	39	I	This interface is an alternate function on each pin.
SIO_04/AIN2/SPI_MISO – Analog Input	34	I	configurable by <i>smart</i> BASIC. AIN configuration
SIO_03/AIN1 – Analog Input	49	I	selected using GpioSetFunc() function.
SIO_02/AIN0 – Analog Input	50	I	Configurable 8, 10, 12-bit resolution.
SIO_31/AIN7 – Analog Input	44	I	 Configurable voltage scaling 4, 2, 1/1, 1/3, 1/3, 1/4, 1/5, 1/6(default).
SIO_30/AIN6 – Analog Input	45	I	Configurable acquisition time 3uS, 5uS, 10uS(default),
SIO_29/AIN5 – Analog Input	48	I	15uS, 20uS, 40uS.
SIO_28/AIN4 – Analog Input	46	I	Full scale input range (VDD)

5.8.3 PWM Signal Output on up to 16 SIO Pins

The PWM output is an alternate function on ALL (GPIO) SIO pins, configurable by smartBASIC or the Nordic SDK.

The **PWM output** signal has a frequency and duty cycle property. Frequency is adjustable (up to 1 MHz) and the duty cycle can be set over a range from 0% to 100%.

PWM output signal has a frequency and duty cycle property. PWM output is generated using dedicated hardware in the chipset. There is a trade-off between PWM output frequency and resolution.



For example:

- PWM output frequency of 500 kHz (2 uS) results in resolution of 1:2.
- PWM output frequency of 100 kHz (10 uS) results in resolution of 1:10.
- PWM output frequency of 10 kHz (100 uS) results in resolution of 1:100.
- PWM output frequency of 1 kHz (1000 uS) results in resolution of 1:1000.

5.8.4 FREQ Signal Output on up to 16 SIO Pins

The FREQ output is an alternate function on 16 (GPIO) SIO pins, configurable by smartBASIC or Nordic SDK.

Note: The frequency driving each of the 16 SIO pins is the same but the duty cycle can be independently set for each pin.

FREQ output signal frequency can be set over a range of 0Hz to 4 MHz (with 50% mark-space ratio).

5.9 nRESET pin

Table 20: nRESET pin

Signal Name	Pin No	I/O	Comments
nRESET	19	I	DSU840 HW reset (active low). Pull the nRESET pin low for minimum 100mS for the DSU840 to reset.

5.10 Two-Wire Interface JTAG

The DSU840 Firmware hex file consists of four elements:

- smartBASIC runtime engine
- Nordic Softdevice
- Master Bootloader

Laird Connectivity DSU840 *smart*BASIC firmware (FW) image part numbers are referenced as w.x.y.z (ex. v29.x.y.z). The DSU840 *smart*BASIC runtime engine and Softdevice combined image can be upgraded by the customer over the UART interface.

You also have the option to use the two-wire (JTAG) interface, during production, to clone the file system of a Golden preconfigured DSU840 to others using the Flash Cloning process. This is described in the following application note *Flash Cloning for the DSU840*. In this case the file system is also part of the .hex file.

Signal Name	Pin No	I/O	Comments
SWDIO	1	I/O	Internal pull-up resistor
SWDCLK	3	I	Internal pull-down resistor

The Laird Connectivity development board incorporates an on-board JTAG J-link programmer for this purpose. There is also the following JTAG connector which allows on-board JTAG J-link programmer signals to be routed off the development board. The only requirement is that you should use the following JTAG connector on the host PCB.

The JTAG connector MPN is as follows:

Reference	Part	Description and MPN (Manufacturers Part Number)
JP1	FTSH-105	Header, 1.27mm, SMD, 10-way, FTSH-105-01-L-DV Samtech

Note: Reference on the DSU840 development board schematic (Figure 2) shows the DVK development schematic wiring only for the JTAG connector and the DSU840 module JTAG pins.






Figure 2: DSU840 development board schematic

Note: The DSU840 development board allows Laird Connectivity on-board JTAG J-link programmer signals to be routed off the development board by from connector JP1

JTAG is require because Nordic SDK applications can only be loaded using the JTAG (*smart*BASIC firmware can be loaded using JTAG as well as over the UART). We recommend that you use JTAG (2-wire SWD interface) to handle future DSU840 module firmware upgrades. You **must** wire out the JTAG (2-wire SWD interface) on your host design (see Figure 2, where the following four lines should be wired out – SWDIO, SWDCLK, GND and VCC). *smart*BASIC firmware upgrades can still be performed over the DSU840 UART interface, but this is slower than using the DSU840 JTAG (2-wire SWD interface) – (60 seconds using UART vs. 10 seconds when using JTAG).

SWO (SIO_32) is a Trace output (called SWO, Serial Wire Output) and is not necessary for programming DSU840 over the SWD interface.

nRESET BLE is not necessary for programming DSU840 over the SWD interface.

5.11 **DSU840** Wakeup

5.11.1 Waking Up DSU840 from Host

Wake the DSU840 from the host using wake-up pins (any SIO pin). You may configure the DSU840's wakeup pins via *smart*BASIC to do any of the following:

- Wake up when signal is low
- Wake up when signal is high
- Wake up when signal changes

For DSU840 wake-up using the Nordic SDK, refer to Nordic infocenter.nordicsemi.com.

5.12 Low Power Modes

The DSU840 has three power modes: Run, Standby Doze, and Deep Sleep.

The module is placed automatically in Standby Doze if there are no pending events (when WAITEVENT statement is encountered within a customer's *smartBASIC* script). The module wakes from Standby Doze via any interrupt (such as a received character on the UART Rx line). If the module receives a UART character from either the external UART or the radio, it wakes up.

Deep sleep is the lowest power mode. Once awakened, the system goes through a system reset.

For different Nordic power modes using the Nordic SDK, refer to Nordic infocenter.nordicsemi.com.

5.13 Temperature Sensor

The on-silicon temperature sensor has a temperature range greater than or equal to the operating temperature of the device. Resolution is 0.25°C degrees. The on-silicon temperature sensor accuracy is ±5°C.

To read temperature from on-silicon temperature sensor (in tenth of centigrade, so 23.4°C is output as 234) using smartBASIC:

 In command mode, use ATI2024 or



From running a smartBASIC application script, use SYSINFO(2024)

5.14 Security/Privacy

5.14.1 Random Number Generator

Exposed via an API in *smart*BASIC (see *smart*BASIC documentation available from the DSU840 product page). The **rand()** function from a running *smart*BASIC application returns a value.

For Nordic related functionality, visit Nordic infocenter.nordicsemi.com

5.14.2 AES Encryption/Decryption

Exposed via an API in *smart*BASIC (see *smart*BASIC documentation available from the DSU840 product page). Function called **aesencrypt** and **aesdecrypt**.

For Nordic related functionality, visit Nordic infocenter.nordicsemi.com

5.14.3 ARM Cryptocell

ARM Cryptocell incorporates a true random generator (TRNG) and support for a wide range of asymmetric, symmetric and hashing cryptographic services for secure applications. For more information, please check the Nordic SDK.

5.14.4 Readback Protection

The DSU840 supports readback protection capability that disallows the reading of the memory on the nrf52840 using a JTAG interface. Available via *smart*BASIC or the Nordic SDK.

5.14.5 Elliptic Curve Cryptography

The DSU840 offers a range of functions for generating public/private keypair, calculating a shared secret, as well as generating an authenticated hash. Available via *smart*BASIC or the Nordic SDK.

5.15 Optional External 32.768 kHz crystal

This is not required for normal DSU840 module operation.

The DSU840 uses the on-chip 32.76 kHz RC oscillator (LFCLK) by default (which has an accuracy of ±500 ppm) which requires regulator calibration (every eight seconds) to within ±500 ppm.

You can connect an optional external high accuracy (±20 ppm) 32.768 kHz crystal (and associated load capacitors) to the DSU840SIO_01/XL2 (pin 41) and SIO_00/XL1 (pin 42) to provide improved protocol timing and to help with radio power consumption in the system standby doze/deep sleep modes by reducing the time that the RX window needs to be open. Table 21 compares the current consumption difference between RC and crystal oscillator.

Table 21: Comparing current consumption difference between DSU840 on-chip RC 32.76 kHz oscillator and optional external crystal (32.768kHz) based oscillator

	DSU840 On-chip 32.768 kHz RC Oscillator (±500 ppm) LFRC	Optional External Higher Accuracy (±20 ppm) 32.768 kHz Crystal-based Oscillator LFXO
Current Consumption of 32.768 kHz Block	0.7 uA	0.23 uA
Standby Doze Current (SYSTEM ON IDLE +full RAM retention +RTC run current + LFRC or LFXO)	3.1 uA	2.6 uA
Calibration	Calibration required regularly (default eight seconds interval).	Not applicable



DSU840 On-chip 32.768 kHz RC Oscillator (±500 ppm) LFRC

Optional External Higher Accuracy (±20 ppm) 32.768 kHz Crystal-based Oscillator LFXO

Calibration takes 33 ms; with DCDC used, the total charge of a calibration event is 16 uC.

The average current consumed by the calibration depends on the calibration interval and can be calculated using the following formula:

CAL_charge/CAL_interval – The lowest calibration interval (0.25 seconds) provides an average current of (DCDC enabled):

16uC/0.25s = 64uA

To get the 500-ppm accuracy, the BLE stack specification states that a calibration interval of eight seconds is enough. This gives an average current of:

16uC/8s = 2uA

Added to the LFRC run current and Standby Doze (IDLE) base current shown above results in a total average current of:

LFRC + CAL = 3.1 + 2 = 5.1 uA

Total	5.1 uA	2.6 uA
Summary	Low current consumptionAccuracy 500 ppm	 Lowest current consumption Needs external crystal High accuracy (depends on the crystal, usually 20 ppm)

Table 22: Optional external 32.768 kHz crystal specification

Optional external 32.768kHz crystal	Min	Тур	Max
Crystal Frequency	-	32.768 kHz	-
Frequency tolerance requirement of BLE stack	-	-	±500 ppm
Load Capacitance	-	-	12.5 pF
Shunt Capacitance	-	-	2 pF
Equivalent series resistance	-	-	100 kOhm
Drive level	-	-	1 uW
Input capacitance on XL1 and XL2 pads	-	4 pF	-
Run current for 32.768 kHz crystal based oscillator	-	0.23 uA	-
Start-up time for 32.768 kHz crystal based oscillator	-	0.25 seconds	-
Peak to peak amplitude for external low swing clock input signal must not be outside supply rails	200 mV	-	1000 mV

Be sure to tune the load capacitors on the board design to optimize frequency accuracy (at room temperature) so it matches that of the same crystal standalone, Drive Level (so crystal operated within safe limits) and oscillation margin (R_{neg} is at least 3 to 5 times ESR) over the operating temperature range.



6 HARDWARE INTEGRATION SUGGESTIONS

6.1 Circuit

The DSU840 is easy to integrate, requiring no external components on your board apart from those which you require for development and in your end application.

The following are suggestions for your design for the best performance and functionality.

Checklist (for Schematic):

DSU840 power supply options:

Option 1 – Normal voltage power supply mode entered when the external supply voltage is connected to both the VDD and VDDH pins (so that VDD equals VDD_HV). Connect external supply within range 1.7V to 3.6V range to DSU840 VDD and VDD_HV pins.

OR

Option 2 – High voltage mode power supply mode (using DSU840 VDD_HV pin) entered when the external supply voltage in ONLY connected to the VDDH pin and the VDD pin is not connected to any external voltage supply. Connect external supply within range 2.5V to 5.5V range to DSU840 VDD_HV pin. DSU840 VDD pin left unconnected.

Nordic Errata 197 and 202 related to the use of VDD_HV DCDC convertor, for details refer to http://infocenter.nordicsemi.com/pdf/nRF52840_Rev_1_Errata_v1.1.pdf. Nordic Errata 202 means no external current draw (from VDD pin) is allowed during power up and VDD HV rise time (to 3V) is below 1mS.

For either option, if you use USB interface then the DSU840 VBUS pin must be connected to external supply within the range 4.35V to 5.5V. When using the DSU840 VBUS pin, you MUST externally fit a 4.7uF to ground.

External power source should be within the operating range, rise time and noise/ripple specification of the DSU840. Add decoupling capacitors for filtering the external source. Power-on reset circuitry within DSU840 series module incorporates brown-out detector, thus simplifying your power supply design. Upon application of power, the internal power-on reset ensures that the module starts correctly.

VDD and coin-cell operation

With a built-in DCDC (operating range 1.7V to 3.6V), that reduces the peak current required from a coin-cell, making it easier to use with a coin-cell.

AIN (ADC) and SIO pin IO voltage levels

DSU840 SIO voltage levels are at VDD. Ensure input voltage levels into SIO pins are at VDD also (if VDD source is a battery whose voltage will drop). Ensure ADC pin maximum input voltage for damage is not violated.

AIN (ADC) impedance and external voltage divider setup

If you need to measure with ADC a voltage higher than 3.6V, you can connect a high impedance voltage divider to lower the voltage to the ADC input pin.

JTAG

This is REQUIRED as Nordic SDK applications can only be loaded using the JTAG (*smart*BASIC firmware can be loaded using the JTAG as well as the UART).

Laird Connectivity recommends you use JTAG (2-wire interface) to handle future DSU840 module firmware upgrades. You MUST wire out the JTAG (2-wire interface) on your host design (see Figure 2, where four lines should be wired out, namely SWDIO, SWDCLK, GND and VCC). Firmware upgrades can still be performed over the DSU840 UART interface, but this is slower (60 seconds using UART vs. 10 seconds when using JTAG) than using the DSU840 JTAG (2-wire interface).

JTAG may be used if you intend to use Flash Cloning during production to load *smart*BASIC scripts.

UART

Required for loading your *smart*BASIC application script during development (or for subsequent firmware upgrades (except JTAG for FW upgrades and/or Flash Cloning of the *smart*BASIC application script). Add connector to allow interfacing with UART via PC (UART–RS232 or UART-USB).

UART RX and UART CTS

SIO_08 (alternative function UART_RX) is an input, set with internal weak pull-up (in firmware). The pull-up prevents the module from going into deep sleep when UART_RX line is idling.

SIO_07 (alternative function UART_CTS) is an input, set with internal weak pull-down (in firmware). This pull-down ensures the default state of the UART_CTS will be asserted which means can send data out of the UART_TX line. Laird Connectivity recommends that UART_CTS be connected.



nAutoRUN pin and operating mode selection

nAutoRUN pin needs to be externally held high or low to select between the two DSU840 operating modes at power-up:

- Self-contained Run mode (nAutoRUN pin held at 0V).
- Interactive / development mode (nAutoRUN pin held at VDD).
 Make provision to allow operation in the required mode. Add jumper to allow nAutoRUN pin to be held high or low (DSU840 has internal 13K pull-down by default) OR driven by host GPIO.

120

It is essential to remember that pull-up resistors on both I2C_SCL and I2C_SDA lines are not provided in the DSU840 module and MUST be provided external to the module as per I2C standard.

SPI

Implement SPI chip select using any unused SIO pin within your *smart*BASIC application script or Nordic application then SPI CS is controlled from the software application allowing multi-dropping.

SIO pin direction

DSU840 modules shipped from production with *smart* BASIC FW, all SIO pins (with default function of DIO) are mostly digital inputs (see Pin Definitions Table2). Remember to change the direction SIO pin (in your *smart*BASIC application script) if that particular pin is wired to a device that expects to be driven by the DSU840 SIO pin configured as an output. Also, these SIO pins have the internal pull-up or pull-down resistor-enabled by default in firmware (see Pin Definitions Table 2). This was done to avoid floating inputs, which can cause current consumption in low power modes (e.g. StandbyDoze) to drift with time. You can disable the PULL-UP or Pull-down through their *smart*BASIC application.

Note: Internal pull-up, pull down will take current from VDD.

SIO_02 pin and OTA smartBASIC application download feature

SIO_02 is an input, set with internal pull-down (in FW). Refer to latest firmware release documentation on how SIO_02 is used for Over the Air *smart*BASIC application download feature. The SIO_02 pin must be pulled high externally to enable the feature. Decide if this feature is required in production. When SIO_02 is high, ensure nAutoRun is NOT high at same time; otherwise you cannot load the *smart*BASIC application script.

nRESET pin (active low)

Hardware reset. Wire out to push button or drive by host. By default module is out of reset when power applied to VCC pins.

Optional External 32.768kHz crystal

If the optional external 32.768kHz crystal is needed then use a crystal that meets specification and add load capacitors whose values should be tuned to meet all specification for frequency and oscillation margin.

SIO_38 special function pin

This is for future use by Laird Connectivity. It is currently a Do Not Connect pin if using the *smart*BASIC FW.

6.2 PCB Layout on Host PCB - General

Checklist (for PCB):

- MUST locate DSU840 module close to the edge of.
- Use solid GND plane on inner layer (for best EMC and RF performance).
- All module GND pins MUST be connected to host PCB GND.
- Place GND vias close to module GND pads as possible.
- Unused PCB area on surface layer can flooded with copper but place GND vias regularly to connect the copper flood to
 the inner GND plane. If GND flood copper is on the bottom of the module, then connect it with GND vias to the inner GND
 plane.
- Route traces to avoid noise being picked up on VDD, VDDH, VBUS supply and AIN (analogue) and SIO (digital) traces.
- Ensure no exposed copper is on the underside of the module (refer to land pattern of DSU840 development board).

6.3 External Antenna Integration with the DSU840

Please refer to the regulatory sections for FCC and ISED for details of use of DSU840-with external antennas in each regulatory region.




The DSU840 family has been designed to operate with the below external antenna (with a maximum gain of 2.0 dBi). The required antenna impedance is 50 ohms. See Table 23. External antennas improve radiation efficiency.

Table 23: External antennas for the DSU840

Manufacturer		Laird Connectivity Part Number	Type	0	Peak Gain
	Model			Connector	2400-2480 MHz
Laird Connectivity	FlexPIFA	001-0022	Patch	IPEX MHF4	2 dBi

7 MECHANICAL DETAILS

7.1 DSU840 Mechanical Details



Tolerances

Board Outline: +/- 0.13mm Board Height: +/- 0.15mm

Figure 3: DSU840 mechanical drawing

7.2 Reflow Parameters

Prior to any reflow, it is important to ensure the modules were packaged to prevent moisture absorption. New packages contain desiccate (to absorb moisture) and a humidity indicator card to display the level maintained during storage and shipment. If directed to *bake units* on the card, see Table 24 and follow instructions specified by IPC/JEDEC J-STD-033. A copy of this standard is available from the JEDEC website: http://www.jedec.org/sites/default/files/docs/jstd033b01.pdf

Any modules not manufactured before exceeding their floor life should be re-packaged with fresh desiccate and a new humidity indicator card. Floor life for MSL (Moisture Sensitivity Level) four devices is 72 hours in ambient environment ≤30°C/60%RH.



Table 24: Recommended baking times and temperatures

	125°C Baking Temp.			90°C/≤ 5%RH Baking Temp.		40°C/ ≤ 5%RH Baking Temp.	
MSL	Saturated @ 30°C/85%	Floor Life Limit + 72 hours @ 30°C/60%	Saturated @ 30°C/85%	Floor Life Limit + 72 hours @ 30°C/60%	Saturated @ 30°C/85%	Floor Life Limit + 72 hours @ 30°C/60%	
4	11 hours	7 hours	37 hours	23 hours	15 days	9 days	

Surface mount modules are designed to be easily manufactured, including reflow soldering to a PCB. Ultimately it is the responsibility of the customer to choose the appropriate solder paste and to ensure oven temperatures during reflow meet the requirements of the solder paste. Surface mount modules conform to J-STD-020D1 standards for reflow temperatures.

Important: During reflow, modules should not be above 260° and not for more than 30 seconds. In addition, we recommend that the DSU840 module **does not** go through the reflow process more than one time; otherwise the DSU840 internal component soldering may be impacted.




Figure 4: Recommended reflow temperature

Temperatures should not exceed the minimums or maximums presented in Table 25.

Table 25: Recommended maximum and minimum temperatures

Specification	Value	Unit
Temperature Inc./Dec. Rate (max)	1~3	°C / Sec
Temperature Decrease rate (goal)	2-4	°C / Sec
Soak Temp Increase rate (goal)	.5 - 1	°C / Sec
Flux Soak Period (Min)	70	Sec
Flux Soak Period (Max)	120	Sec
Flux Soak Temp (Min)	150	°C
Flux Soak Temp (max)	190	°C
Time Above Liquidous (max)	70	Sec
Time Above Liquidous (min)	50	Sec
Time In Target Reflow Range (goal)	30	Sec



Specification	Value	Unit
Time At Absolute Peak (max)	5	Sec
Liquidous Temperature (SAC305)	218	°C
Lower Target Reflow Temperature	240	°C
Upper Target Reflow Temperature	250	°C
Absolute Peak Temperature	260	°C

8 RELIABILITY TESTS

The DSU840 module went through the below reliability tests and passed.

Test Sequence	Test Item	Test Limits and Pass	Test Conditions
1	Vibration	JESD22-B103B	Sample: Unpowered.
	Test	Vibration,	Sample number: 3.
		Variable	Vibration waveform: Sine waveform.
		frequency	Vibration frequency /Displacement: 20 to 80Hz /1.52mm.
			Vibration frequency /Acceleration: 80 to 2000Hz /20g.
			Cycle time: 4 minutes.
			Number of cycles: 4 cycles for each axis.
			Vibration axis: X, Y and Z (Rotating each axis on vertical vibration table).
2	Mechanical	JESD22-B104C	Sample: Unpowered.
	Shock		Sample number: 3.
			Pulse shape: Half-sine waveform.
			Impact acceleration: 1500g.
			Pulse duration: 0.5ms.
			Number of shocks: 30 shocks (5 shocks for each face).
			Orientation: Bottom, top, left, right, front and rear faces.
3	Thermal	JESD22-A104E	Sample: Unpowered.
	Shock	Temperature	Sample number: 3.
		cycling	Temperature transition time: Less than 30 seconds.
			Temperature cycle: -40°C (10 minutes), +85 °C (10 minutes).
			Number of cycles: 350.

Before and after the testing, visual inspection showed no physical defect on samples.

After Vibration test and Mechanical Shock testing, the samples were functionally tested, and all samples functioned as normal. Then after Thermal shock test, the samples were functionally tested, and all samples functioned as normal.

9 REGULATORY

Current Regulatory Certifications

The DSU840 holds current certifications in the following countries:

Country/Region	Regulatory ID
USA (FCC)	2AEHJDSU840
Canada (ISED)	20053-DSU840



9.1 Certified Antennas

The antennas listed below were tested for use with the DSU840. The OEM can choose a different manufacturer's antenna but must make sure it is of same type and that the gain is less than or equal to the antenna that is approved for use.*

*Note: Japan (MIC) lists applicable antennas on its certificates. If your antenna is not on the approved list, regardless of whether it is comparative, it must be added to the certificate before it can be used in Japan.

Manufacturer	Model	Part Number	Туре	Connector	Peak Gain 2400-2480 MHz
Laird Connectivity	FlexPIFA	001-0022	PCB Dipole	IPEX MHF4	2 dBi

9.2 Documentation Requirements

To ensure regulatory compliance, when integrating the DSU840 into a host device, it is necessary to meet the documentation requirements set forth by the applicable regulatory agencies. The following sections (FCC and ISED Canada) outline the information that may be included in the user's guide and external labels for the host devices into which the DSU840 is integrated.

9.3 FCC Regulatory

Model	US/FCC	
DSU840	2AEHJDSU840	BLE 15.247 ANT 15.249

The DSU840 holds full modular approval. The OEM must follow the regulatory guidelines and warnings listed below to inherit the modular approval.

Part #	Form Factor	Tx Outputs	Antenna
DSU840	Surface Mount	8 dBm	IPEX MHF4

9.4 Antenna Information

The DSU840 family has been designed to operate with the antennas listed below with a maximum gain of 2 dBi. The required antenna impedance is 50 ohms.

Manufacturer	Model	Part Number	Туре	Connector	Maximum Gain
Laird Connectivity	FlexPIFA	001-0022	PCB Dipole	IPEX MHF4	2 dBi

Note:

The OEM is free to choose another vendor's antenna of like type and equal or lesser gain as an antenna appearing in the table and still maintain compliance. Reference FCC Part 15.204(c)(4) for further information on this topic. To reduce potential radio interference to other users, the antenna type and gain should be chosen so that the equivalent isotropic radiated power (EIRP) is not more than that permitted for successful communication.



9.5 FCC Documentation Requirements

Federal Communication Commission Interference Statement

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications.

However, there is no guarantee that interference will not occur in an installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

FCC Caution: Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment.

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

- 1. This device may not cause harmful interference; and
- 2. This device must accept any interference received, including interference that may cause undesired operation.

FCC Radiation Exposure Statement

This product complies with the US portable RF exposure limit set forth for an uncontrolled environment and is safe for intended operation as described in this manual. Further RF exposure reduction can be achieved if the product is kept as far as possible from the user body or is set to a lower output power if such function is available.

This transmitter must not be co-located or operated in conjunction with any other antenna or transmitter.

This device is intended only for OEM integrators under the following condition:

1. The transmitter module may not be co-located with any other transmitter or antenna,

If the condition above is met, further transmitter testing is not required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this installed module.

IMPORTANT NOTE:

If this condition cannot be met (for example, certain laptop configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid, and the FCC ID **cannot** be used on the final product. In these circumstances, the OEM integrator is responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

End-Product Labeling

The end product must be labeled in a visible area with the following: Contains FCC ID: 2AEHJDSU840

Manual Information to the End User

The OEM integrator must be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual shall include all required regulatory information/warning as show in this manual.



10 ISED (CANADA) REGULATORY

Model	ISED (Canada)	
DSU840	20053-DSU840	BLE RSS-247 ANT RSS-210

10.1 Antenna Information

This radio transmitter (IC: 20053-DSU840) was approved by Innovation, Science and Economic Development (ISED) Canada to operate with the antenna types listed below, with the maximum permissible gain indicated. Antenna types not included in this list that have a gain greater than the maximum gain indicated for any type listed are strictly prohibited for use with this device.

Le présent émetteur radio (IC: 20053-DSU840) a été approuvé par Innovation, Sciences et Développement économique Canada pour fonctionner avec les types d'antenne énumérés ci-dessous et ayant un gain admissible maximal. Les types d'antenne non inclus dans cette liste, et dont le gain est supérieur au gain maximal indiqué pour tout type figurant sur la liste, sont strictement interdits pour l'exploitation de l'émetteur.

Manufacturer Mo		el Part Number	Type	Connector	Peak Gain
	Model				2400-2480 MHz
Laird Connectivity	FlexPIFA	001-0022	PCB Dipole	IPEX MHF4	2 dBi

Industry Canada Statement

The end user manual shall include all required regulatory information/warning as shown in this manual.

This device complies with Industry Canada's license-exempt RSSs. Operation is subject to the following two conditions:

- 1. This device may not cause interference; and
- 2. This device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

- 1. l'appareil ne doit pas produire de brouillage;
- 2. l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

Radiation Exposure Statement

The product complies with the Canada portable RF exposure limit set forth for an uncontrolled environment and are safe for intended operation as described in this manual. The minimum separation distance for portable use is limited to 15mm assuming use of antenna with 2 dBi of gain. The further RF exposure reduction can be achieved if the product can be kept as far as possible from the user body or set the device to lower output power if such function is available.

Déclaration d'exposition aux radiations:

Le produit est conforme aux limites d'exposition pour les appareils portables RF pour les Etats-Unis et le Canada établies pour un environnement non contrôlé. La distance de séparation minimale pour l'utilisation portative est limitée à 15mm en supposant l'utilisation de l'antenne avec 2 dBi de gain. Le produit est sûr pour un fonctionnement tel que décrit dans ce manuel. La réduction aux expositions RF peut être augmentée si l'appareil peut être conservé aussi loin que possible du corps de l'utilisateur ou que le dispositif est réglé sur la puissance de sortie la plus faible si une telle fonction est disponible.

This device is intended only for OEM integrators under the following conditions:

1. The transmitter module may not be co-located with any other transmitter or antenna.

If the condition above is met, further transmitter testing is not required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

Cet appareil est concu uniquement pour les intégrateurs OEM dans les conditions suivantes:



1. Le module émetteur peut ne pas être coïmplanté avec un autre émetteur ou antenne.

Tant que les 1 condition ci-dessus sont remplies, des essais supplémentaires sur l'émetteur ne seront pas nécessaires. Toutefois, l'intégrateur OEM est toujours responsable des essais sur son produit final pour toutes exigences de conformité supplémentaires requis pour ce module installé.

IMPORTANT NOTE:

If this condition cannot be met (for example, certain laptop configurations or co-location with another transmitter), then the Canada authorization is no longer considered valid and the IC ID **cannot** be used on the final product. In these circumstances, the OEM integrator is responsible for re-evaluating the end product (including the transmitter) and obtaining a separate Canada authorization.

NOTE IMPORTANTE:

Dans le cas où ces conditions ne peuvent être satisfaites (par exemple pour certaines configurations d'ordinateur portable ou de certaines co-localisation avec un autre émetteur), l'autorisation du Canada n'est plus considéré comme valide et l'ID IC ne peut pas être utilisé sur le produit final. Dans ces circonstances, l'intégrateur OEM sera chargé de réévaluer le produit final (y compris l'émetteur) et l'obtention d'une autorisation distincte au Canada.

End-Product Labeling

The final end product must be labeled in a visible area with the following: Contains IC: 20053-DSU840

Plaque signalétique du produit final

Le produit final doit être étiqueté dans un endroit visible avec l'inscription suivante: Contient des IC: 20053-DSU840

Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual shall include all required regulatory information/warning as show in this manual.

Manuel d'information à l'utilisateur final

L'intégrateur OEM doit être conscient de ne pas fournir des informations à l'utilisateur final quant à la façon d'installer ou de supprimer ce module RF dans le manuel de l'utilisateur du produit final qui intègre ce module. Le manuel de l'utilisateur final doit inclure toutes les informations réglementaires requises et avertissements comme indiqué dans ce manuel.

10.2 ISED ICES-003 Issue 7 Compliance Declaration

This device was originally tested to the requirements of ICES-003 Issue 6, Information Technology Equipment (Including Digital Apparatus) — Limits and Methods of Measurement; and evaluated to the updates published in ICES-003, Issue 7, Information Technology Equipment (Including Digital Apparatus). Based on this evaluation, this product continues to observe compliance to the requirements set forth by The Innovation, Science and Economic Development Canada (ISED), and complies with the updates published in ICES-003, Issue 7, Information Technology Equipment (Including Digital Apparatus).