

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



PRELIMINARY

CYSBSYS-RP01

Rapid IoT Connect

General Description

The SubSystems CYSBSYS-RP01 Rapid IoT Connect module is the easiest way to provide a secure, scalable, and reliable connection from your device to your cloud. CYSBSYS-RP01 is a pre-certified 802.11ac-friendly dual-band (2.4 and 5.0 GHz) Wi-Fi and Bluetooth 5.0-compliant combo radio module. The module includes a PSoC[®] 6 MCU with an Arm[®] Cortex[®]-M4F CPU, a single-chip radio, on-board crystals, oscillators, chip antenna, and passive components.

CYSBSYS-RP01 provides up to 51 I/Os in a 26.6 x 14.0 x 2.9 mm castellated surface-mount PCB for easy manufacturing. When combined with Cypress SubSystems connectivity services, CYSBSYS-RP01 is the fastest way to deploy a secure and reliable network of IoT devices.

- 100-MHz Arm Cortex-M4F CPU with single-cycle multiply (Floating Point and Memory Protection Unit)
- 512-KB application flash with 16-KB EEPROM area
- 512-KB SRAM
- Backup domain with 64 bytes of memory and Real-Time-Clock (RTC)
- Up to 51 programmable GPIO
- Certified to FCC, ISED, and CE regulations
- Industrial temperature range: -20 °C to +70 °C

Key Features

- Size: 26.59 mm × 14 mm × 2.5 mm (L x W x H)
- Weight: 15 gm
- Dual-band 2.4-GHz/5-GHz radio
- On-board chip antenna or external antenna variant
- Full IEEE 802.11a/b/g/n compatibility with enhanced performance
- 802.11ac-friendly^[1], MCS8 (256-QAM) for 20-MHz channels

Ordering Information

Part Number	Description	Availability
CYSBSYS-RP01	Rapid IoT Connect with on board chip antenna	Restricted sampling
CYSBSYSKIT-01	Rapid IoT Connect Platform RP01 Feather Kit	Restricted sampling

- Bluetooth 5.0-compliant with LE 2-Mbps data rate for Bluetooth Low Energy
- Supports all optional Bluetooth 4.2 features - LE Secure Connections, LE Privacy 1.2, and LE Data Packet Length Extensions
- Supports BDR (1 Mbps), EDR (2 Mbps/3 Mbps), BLE (1 Mbps/2 Mbps)
- Adaptive frequency hopping (AFH) for reducing radio frequency interference

Package

- 73-pin castellated solder pads
- 0.8-mm pitch castellated solder pads

Benefits

- Proven, qualified, certified, and ready to use hardware design
- Small host footprint (27.79 × 15.20 mm × 2.5 mm), perfect for space-constrained applications
- Castellated solder pad connections for ease-of-use
- Fully certified module eliminates the time needed for design, development, and certification processes
- Flexible and programmable MCU architecture, with programmable digital and analog resources
- Large non-volatile memory for complex application development
- Over-the-air (OTA) update-capable for development or field updates
- Pb-free, Halogen-free and RoHS-compliant.

Note

1. IEEE 802.11ac full-compliance requires support for 40-MHz and 80-MHz channel bandwidths. The radio on CYSBSYS-RP01 is 802.11ac-friendly. It only supports 20-MHz channel bandwidth; however, it supports 802.11ac's 256-QAM for 20-MHz channels in the 5-GHz band, enabling it to offer higher throughput and lower energy per bit than 802.11n-only products.


Contents

Overview	3	Environmental Conditions	15
Functional Block Diagram	3	ESD and EMI Protection	15
PSoC 6 MCU	4	Regulatory Information	15
Dual-band 802.11ac-friendly Radio with BT 5.0	4	FCC.....	15
Crystal and Oscillators	4	ISED.....	16
Chip Antenna for Wi-Fi / BT and u.FL Connector		European Declaration of Conformity	17
(CYSBSYS-RP01)	4	Packaging	18
CapSense® External Modulation and Integration		Ordering Information	20
Capacitors	4	Part Numbering Convention	20
Mechanical Dimensions	5	Acronyms	21
Castellated Pads Layout	6	Document Conventions	21
Recommended Host PCB Layout	7	Sales, Solutions, and Legal Information	22
System Connections	8	Worldwide Sales and Design Support.....	22
Castellated Pads Pin Description	9	Products	22
External Reset (XRES)	13	PSoC® Solutions	22
Electrical Specifications	13	Cypress Developer Community	22
Absolute Maximum Ratings	13		
Recommended Operating Conditions	14		
DC Specifications	14		
GPIO DC Specifications	14		
External ECO Specification	14		

Overview

Functional Block Diagram

Figure 1. Functional Block Diagram




CYSBSYS-RP01 provides GPIO of PSoC 6 MCU via castellated solder pads. It has onboard connection between PSoC 6 MCU and single-chip, ultra-low-power, IEEE 802.11n-compliant, IEEE 802.11ac-friendly Wi-Fi with integrated Bluetooth® 5.0 radio.

CYSBSYS-RP01 has an onboard dual-band chip antenna Wi-Fi / BT and u.FL connector (CYSBSYS-RP01-UFL) for external antenna connection. CYSBSYS-RP01 has an onboard 32-kHz oscillator for the WCO of PSoC 6 MCU and the radio Wi-Fi sleep clock. It has the modulation and integration capacitors required for capacitive sensing. Furthermore, it has the diplexer and RF switches required for RF functionality.

CYSBSYS-RP01 is a complete hardware solution designed to be soldered to the applications main board. It provides a certified system for customers to design their end solutions.

Figure 2. Key Components



There are five major subsystems:

- PSoC 6 MCU
- Single-chip, ultra-low-power, IEEE 802.11n-compliant, IEEE 802.11ac-friendly Wi-Fi with Integrated Bluetooth® 5.0 radio
- Crystal and oscillators
- Chip antenna for Wi-Fi / BT and u.FL connector
- CapSense® external modulation and integration capacitors and other passives like bypass capacitors and limiting resistors.

PSoC 6 MCU

The PSoC 6 MCU product family, based on an ultra-low-power 40-nm platform, is a combination of a microcontroller with low-power flash technology and digital programmable logic, high-performance analog-to-digital and digital-to-analog conversion, low-power comparators, and standard communication and timing peripherals.

Dual-band 802.11ac-friendly Radio with BT 5.0

This radio is purpose-built for IoT applications. This radio is a 28-nm, ultra-low-power device that integrates a single-stream, dual-band IEEE 802.11n-compliant, IEEE 802.11ac-friendly Wi-Fi sub-system, a Bluetooth 5.0-compliant BT sub-system, and an advanced coexistence engine for maximum combined performance. The 28-nm architecture enables dual-band 802.11ac-friendly with BT 5.0 radio to offer best-in-class power consumption in active and power saving modes. 802.11ac-friendliness enables the radio to guarantee superior performance in terms of throughput and power consumption compared to 802.11n products when operating in 802.11ac networks.

Crystal and Oscillators

The CYSBSYS-RP01 system has an onboard 32.768-kHz oscillator shared between PSoC 6 MCU and the radio. The 32.768-kHz oscillator is used by PSoC 6 MCU for the WCO block for deep sleep operation for low-power-mode timing.

Chip Antenna for Wi-Fi / BT and u.FL Connector

The system has an ultra-miniature chip antenna that supports 5-GHz and 2.4-GHz bands. The selected antenna has an efficiency of up to 51% at 2.4 GHz at 48% for 5 GHz. See ["Recommended Host PCB Layout"](#) on page 7 for optimal placement of the CYSBSYS-RP01 board, and antenna efficiency details for different host board layouts.

An additional footprint for a u.FL connector is also provided on board; this is used to connect an external antenna. See ["Ordering Information"](#) on page 22 for CYSBSYS-RP01 board variants with u.FL connector.

CapSense® External Modulation and Integration Capacitors

To enable CapSense use cases on end applications, PSoC 6 MCU requires an external CMOD capacitor (modulator capacitor) for self-capacitance sensing, and CINTA and CINTB (integration capacitors) for mutual capacitance sensing. These external capacitors are connected between a dedicated GPIO pin and ground.

Mechanical Dimensions

Physical dimensions of CYSBSYS-RP01 system is as shown in Figure 3 and Table 1.

Figure 3. Board Dimensions: Top Side and Bottom Views




Table 1. Board Dimensions

Mark	Dimension	Unit
L (typical)	26.59	mm
W (typical)	14	mm
PCB thickness	1.0	mm
RF Shield height	1.5	mm
T (Total System thickness, max)	2.5	mm

Castellated Pads Layout

Figure 4. Board Pad Layout (Top view)




Table 2. Board Pad Layout

Pad Number	Pad Name
1	GND
2	GND
3	GND
4	GND
5	GND
6	GND
7	P11_7
8	P11_3
9	P11_5
10	P11_4
11	P11_6
12	P11_2
13	P11_1
14	GND
15	P5_5
16	P6_0
17	P6_1
18	P5_4
19	P5_1
20	P5_0
21	P5_2
22	VBAT_WL
23	VBAT_WL
24	GND
25	VDDIO_WL

Pad Number	Pad Name
26	P5_7
27	P5_3
28	P5_6
29	P8_4
30	P8_0
31	P8_3
32	P8_2
33	P8_1
34	P7_3
35	P0_4
36	P0_5
37	GND
38	P6_3
39	P6_2
40	P11_0
41	P10_0
42	P10_1
43	P10_2
44	P10_3
45	P10_4
46	P10_7
47	P10_5
48	P10_6
49	XRES_L
50	VDDD

Pad Number	Pad Name
51	GND
52	USBDP
53	USBDM
54	VDDUSB
55	VDDIO0
56	VBACKUP
57	P12_7
58	P12_6
59	GND
60	P9_2
61	P9_7
62	P9_4
63	P9_0
64	P9_3
65	VDDA
66	P9_1
67	VDDIO1
68	P6_4
69	P6_7
70	P6_5
71	P6_6
72	P7_0
73	GND


Recommended Host PCB Layout

Figure 5 provides details that can be used for the recommended host PCB layout pattern for CYSBSYS-RP01. Dimensions are in millimeters unless otherwise noted. Pad length of 1.02 mm as shown in Figure 5 is the minimum recommended host pad length. All dimensions are referenced to the center of the solder pad.


To maximize performance, the host layout should follow these recommendations:

1. The ideal placement of the CYSBSYS-RP01 board is in a corner of the host board with the antenna located outside the edge of the host board. This placement minimizes the additional recommended keep out area stated in item 3.
2. To maximize RF performance, the area immediately around the system antenna should contain a keep out area, where no grounding or signal traces are contained. This keep out area applies to all layers of the host board. The recommended dimensions of the host PCB keep out area are shown in Figure 5.
3. If fanout of traces are done under the board, care should be taken to fill the used area under the board with copper plane to avoid any unbalanced surface that may lead to an assembly issue.
4. No metal should be located beneath or above the antenna area. Only bare PCB material should be located beneath the antenna area.


Figure 5. Board Land Pattern on Host PCB (Top View Seen on Host PCB)



Recommended Host PCB Keep Out Area



Host Land Pattern (View from Top)




Pad dimensions

System Connections

Power Supply Connections and Recommended External Components

Figure 6 shows the general requirements for power pins on CYSBSYS-RP01. See the DC Specifications table for details on the entire range of supported voltage for each power pins.

Figure 6. Board Power Pad Connections



Notes:
VDDIO1 should be $\geq$ to VDDA.
VDDUSB should be minimum 2.85 V for USB


Bypass capacitors must be used from VBAT_WL, VDDD, and VDDA to ground and wherever indicated in the diagram. Typical practice for systems in this frequency range is to use a capacitor in the 10- μ F range. A parallel smaller capacitor for each domain is provided on the CYSBSYS-RP01 board. Note that these are rules of thumb: for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing. All capacitors should be $\pm 20\%$, X5R ceramic or better.

Power supplies and ports correspond as follows:

- P0: VBACKUP
- P5, P6, P7, P8: VDDIO1
- P9, P10: VDDIO, VDDA
- P11, P12, P13: VDDIO0

Castellated Pads Pin Description

Figure 7. Castellated Pads Pinout



Each port pin has multiple alternate functions. These are defined in the table below. The columns ACT #x and DS #y denote active (System LP/ULP) and deep sleep mode signals respectively.

Port.Pin	Act #0	Act #1	Act #2	Act #3	DS #2	DS #3	Act #4	Act #5	Act #6	Act #7	Act #8	Act #9	Act #10	Act #12	Act #13	Act #14	Act #15	DS #5	DS #6
P0.4	tcpwm[0].line[2]:0	tcpwm[1].line[2]:0	csd.csd_tx:4	csd.csd_tx:n:4					scb[0].uart_rts:0		scb[0].spi_clk:0				peri.tr_io_output[0]:2				
P0.5	tcpwm[0].line_comp[2]:0	tcpwm[1].line_comp[2]:0	csd.csd_tx:5	csd.csd_tx:n:5			srss.ext_clk:1		scb[0].uart_cts:0		scb[0].spi_select0:0				peri.tr_io_output[1]:2				
P5.0	tcpwm[0].line[4]:0	tcpwm[1].line[4]:0	csd.csd_tx:30	csd.csd_tx:n:30					scb[5].uart_rx:0	scb[5].i2c_scl:0	scb[5].spi_mosi:0		audioss[0].clk_i2s_if:0	peri.tr_io_input[10]:0					
P5.1	tcpwm[0].line_comp[4]:0	tcpwm[1].line_comp[4]:0	csd.csd_tx:31	csd.csd_tx:n:31					scb[5].uart_tx:0	scb[5].i2c_sda:0	scb[5].spi_miso:0		audioss[0].tx_sck:0	peri.tr_io_input[11]:0					
P5.2	tcpwm[0].line[5]:0	tcpwm[1].line[5]:0	csd.csd_tx:32	csd.csd_tx:n:32					scb[5].uart_rts:0		scb[5].spi_clk:0		audioss[0].tx_ws:0						
P5.3	tcpwm[0].line_comp[5]:0	tcpwm[1].line_comp[5]:0	csd.csd_tx:33	csd.csd_tx:n:33					scb[5].uart_cts:0		scb[5].spi_select0:0		audioss[0].tx_sdo:0						
P5.4	tcpwm[0].line[6]:0	tcpwm[1].line[6]:0	csd.csd_tx:34	csd.csd_tx:n:34					scb[10].uart_rx:0	scb[10].i2c_scl:0	scb[5].spi_select1:0		audioss[0].rx_sck:0						
P5.5	tcpwm[0].line_comp[6]:0	tcpwm[1].line_comp[6]:0	csd.csd_tx:35	csd.csd_tx:n:35					scb[10].uart_tx:0	scb[10].i2c_sda:0	scb[5].spi_select2:0		audioss[0].rx_ws:0						
P5.6	tcpwm[0].line[7]:0	tcpwm[1].line[7]:0	csd.csd_tx:36	csd.csd_tx:n:36					scb[10].uart_rts:0		scb[5].spi_select3:0		audioss[0].rx_sdi:0						
P5.7	tcpwm[0].line_comp[7]:0	tcpwm[1].line_comp[7]:0	csd.csd_tx:37	csd.csd_tx:n:37					scb[10].uart_cts:0		scb[3].spi_select3:0								
P6.0	tcpwm[0].line[0]:1	tcpwm[1].line[8]:0	csd.csd_tx:38	csd.csd_tx:n:38	scb[8].i2c_scl:0				scb[3].uart_rx:0	scb[3].i2c_scl:0	scb[3].spi_mosi:0				cpuss.fault_out[0]				scb[8].spi_mosi:0
P6.1	tcpwm[0].line_comp[0]:1	tcpwm[1].line_comp[8]:0	csd.csd_tx:39	csd.csd_tx:n:39	scb[8].i2c_sda:0				scb[3].uart_tx:0	scb[3].i2c_sda:0	scb[3].spi_miso:0				cpuss.fault_out[1]				scb[8].spi_miso:0
P6.2	tcpwm[0].line[1]:1	tcpwm[1].line[9]:0	csd.csd_tx:40	csd.csd_tx:n:40					scb[3].uart_rts:0		scb[3].spi_clk:0								scb[8].spi_clk:0
P6.3	tcpwm[0].line_comp[1]:1	tcpwm[1].line_comp[9]:0	csd.csd_tx:41	csd.csd_tx:n:41					scb[3].uart_cts:0		scb[3].spi_select0:0								scb[8].spi_select0:0
P6.4	tcpwm[0].line[2]:1	tcpwm[1].line[10]:0	csd.csd_tx:42	csd.csd_tx:n:42	scb[8].i2c_scl:1				scb[6].uart_rx:2	scb[6].i2c_scl:2	scb[6].spi_mosi:2			peri.tr_io_input[12]:0	peri.tr_io_output[0]:1		cpuss.swj_wo_tdo		scb[8].spi_mosi:1
P6.5	tcpwm[0].line_comp[2]:1	tcpwm[1].line_comp[10]:0	csd.csd_tx:43	csd.csd_tx:n:43	scb[8].i2c_sda:1				scb[6].uart_tx:2	scb[6].i2c_sda:2	scb[6].spi_miso:2			peri.tr_io_input[13]:0	peri.tr_io_output[1]:1		cpuss.swj_wdoe_tdi		scb[8].spi_miso:1
P6.6	tcpwm[0].line[3]:1	tcpwm[1].line[11]:0	csd.csd_tx:44	csd.csd_tx:n:44					scb[6].uart_rts:2		scb[6].spi_clk:2						cpuss.swj_wdio_tms		scb[8].spi_clk:1
P6.7	tcpwm[0].line_comp[3]:1	tcpwm[1].line_comp[11]:0	csd.csd_tx:45	csd.csd_tx:n:45					scb[6].uart_cts:2		scb[6].spi_select0:2						cpuss.swj_wclk_tclk		scb[8].spi_select0:1
P7.0	tcpwm[0].line[4]:1	tcpwm[1].line[12]:0	csd.csd_tx:46	csd.csd_tx:n:46					scb[4].uart_rx:1	scb[4].i2c_scl:1	scb[4].spi_mosi:1			peri.tr_io_input[14]:0		cpuss.trace_clock			
P7.3	tcpwm[0].line_comp[5]:1	tcpwm[1].line_comp[13]:0	csd.csd_tx:49	csd.csd_tx:n:49					scb[4].uart_cts:1		scb[4].spi_select0:1								

Port.Pin	Act #0	Act #1	Act #2	Act #3	DS #2	DS #3	Act #4	Act #5	Act #6	Act #7	Act #8	Act #9	Act #10	Act #12	Act #13	Act #14	Act #15	DS #5	DS #6
P8.0	tcpwm[0].line[0]:2	tcpwm[1].line[16]:0	csd.csd_tx:54	csd.csd_tx_n:54					scb[4].uart_rx:0	scb[4].i2c_scl:0	scb[4].spi_mosi:0			peri.tr_io_in_put[16]:0					
P8.1	tcpwm[0].line_comp[0]:2	tcpwm[1].line_comp[16]:0	csd.csd_tx:55	csd.csd_tx_n:55					scb[4].uart_tx:0	scb[4].i2c_sda:0	scb[4].spi_miso:0			peri.tr_io_in_put[17]:0					
P8.2	tcpwm[0].line[1]:2	tcpwm[1].line[17]:0	csd.csd_tx:56	csd.csd_tx_n:56		lpcomp.dsi_comp0:0			scb[4].uart_rts:0		scb[4].spi_clk:0								
P8.3	tcpwm[0].line_comp[1]:2	tcpwm[1].line_comp[17]:0	csd.csd_tx:57	csd.csd_tx_n:57		lpcomp.dsi_comp1:0			scb[4].uart_cts:0		scb[4].spi_select0:0								
P8.4	tcpwm[0].line[2]:2	tcpwm[1].line[18]:0	csd.csd_tx:58	csd.csd_tx_n:58					scb[11].uart_rx:0	scb[11].i2c_scl:0	scb[4].spi_select1:0								
P9.0	tcpwm[0].line[4]:2	tcpwm[1].line[20]:0	csd.csd_tx:62	csd.csd_tx_n:62					scb[2].uart_rx:0	scb[2].i2c_scl:0	scb[2].spi_mosi:0		audioss[0].clk_i2s_if:1	peri.tr_io_in_put[18]:0			cpuss.trace_data[3]:0		
P9.1	tcpwm[0].line_comp[4]:2	tcpwm[1].line_comp[20]:0	csd.csd_tx:63	csd.csd_tx_n:63					scb[2].uart_tx:0	scb[2].i2c_sda:0	scb[2].spi_miso:0		audioss[0].tx_sck:1	peri.tr_io_in_put[19]:0			cpuss.trace_data[2]:0		
P9.2	tcpwm[0].line[5]:2	tcpwm[1].line[21]:0	csd.csd_tx:64	csd.csd_tx_n:64					scb[2].uart_rts:0		scb[2].spi_clk:0		audioss[0].tx_ws:1				cpuss.trace_data[1]:0		
P9.3	tcpwm[0].line_comp[5]:2	tcpwm[1].line_comp[21]:0	csd.csd_tx:65	csd.csd_tx_n:65					scb[2].uart_cts:0		scb[2].spi_select0:0		audioss[0].tx_sdo:1				cpuss.trace_data[0]:0		
P9.4	tcpwm[0].line[7]:5	tcpwm[1].line[0]:2	csd.csd_tx:66	csd.csd_tx_n:66							scb[2].spi_select1:0		audioss[0].rx_sck:1						
P9.7	tcpwm[0].line_comp[0]:6	tcpwm[1].line_comp[1]:2	csd.csd_tx:69	csd.csd_tx_n:69															
P10.0	tcpwm[0].line[6]:2	tcpwm[1].line[22]:0	csd.csd_tx:70	csd.csd_tx_n:70					scb[1].uart_rx:1	scb[1].i2c_scl:1	scb[1].spi_mosi:1			peri.tr_io_in_put[20]:0			cpuss.trace_data[3]:1		
P10.1	tcpwm[0].line_comp[6]:2	tcpwm[1].line_comp[22]:0	csd.csd_tx:71	csd.csd_tx_n:71					scb[1].uart_tx:1	scb[1].i2c_sda:1	scb[1].spi_miso:1			peri.tr_io_in_put[21]:0			cpuss.trace_data[2]:1		
P10.2	tcpwm[0].line[7]:2	tcpwm[1].line[23]:0	csd.csd_tx:72	csd.csd_tx_n:72					scb[1].uart_rts:1		scb[1].spi_clk:1						cpuss.trace_data[1]:1		
P10.3	tcpwm[0].line_comp[7]:2	tcpwm[1].line_comp[23]:0	csd.csd_tx:73	csd.csd_tx_n:73					scb[1].uart_cts:1		scb[1].spi_select0:1						cpuss.trace_data[0]:1		
P10.4	tcpwm[0].line[0]:3	tcpwm[1].line[0]:1	csd.csd_tx:74	csd.csd_tx_n:74							scb[1].spi_select1:1	audioss[0].pdm_clk:0							
P10.5	tcpwm[0].line_comp[0]:3	tcpwm[1].line_comp[0]:1	csd.csd_tx:75	csd.csd_tx_n:75							scb[1].spi_select2:1	audioss[0].pdm_data:0							
P10.6	tcpwm[0].line[1]:6	tcpwm[1].line[2]:2	csd.csd_tx:76	csd.csd_tx_n:76							scb[1].spi_select3:1								
P10.7	tcpwm[0].line_comp[1]:6	tcpwm[1].line_comp[2]:2	csd.csd_tx:77	csd.csd_tx_n:77															
P11.0	tcpwm[0].line[1]:3	tcpwm[1].line[1]:1	csd.csd_tx:78	csd.csd_tx_n:78				smif.spi_select2	scb[5].uart_rx:1	scb[5].i2c_scl:1	scb[5].spi_mosi:1		audioss[1].clk_i2s_if:1	peri.tr_io_in_put[22]:0					
P11.1	tcpwm[0].line_comp[1]:3	tcpwm[1].line_comp[1]:1	csd.csd_tx:79	csd.csd_tx_n:79				smif.spi_select1	scb[5].uart_tx:1	scb[5].i2c_sda:1	scb[5].spi_miso:1		audioss[1].tx_sck:1	peri.tr_io_in_put[23]:0					
P11.2	tcpwm[0].line[2]:3	tcpwm[1].line[2]:1	csd.csd_tx:80	csd.csd_tx_n:80				smif.spi_select0	scb[5].uart_rts:1		scb[5].spi_clk:1		audioss[1].tx_ws:1						

Port.Pin	Act #0	Act #1	Act #2	Act #3	DS #2	DS #3	Act #4	Act #5	Act #6	Act #7	Act #8	Act #9	Act #10	Act #12	Act #13	Act #14	Act #15	DS #5	DS #6
P11.3	tcpwm[0].line_compl[2]:3	tcpwm[1].line_compl[2]:1	csd.csd_tx:81	csd.csd_tx_n:81				smif.spi_data3	scb[5].uart_cts:1		scb[5].spi_select0:1		audioss[1].tx_sdo:1		peri.tr_io_output[0]:0				
P11.4	tcpwm[0].line[3]:3	tcpwm[1].line[3]:1	csd.csd_tx:82	csd.csd_tx_n:82				smif.spi_data2			scb[5].spi_select1:1		audioss[1].rx_sck:1		peri.tr_io_output[1]:0				
P11.5	tcpwm[0].line_compl[3]:3	tcpwm[1].line_compl[3]:1	csd.csd_tx:83	csd.csd_tx_n:83				smif.spi_data1			scb[5].spi_select2:1		audioss[1].rx_ws:1						
P11.6			csd.csd_tx:84	csd.csd_tx_n:84				smif.spi_data0			scb[5].spi_select3:1		audioss[1].rx_sdi:1						
P11.7								smif.spi_clk											
P12.6	tcpwm[0].line[7]:3	tcpwm[1].line[7]:1	csd.csd_tx:91	csd.csd_tx_n:91							scb[6].spi_select3:0					sdhc[1].card_if_pwr_en			
P12.7	tcpwm[0].line_compl[7]:3	tcpwm[1].line_compl[7]:1	csd.csd_tx:92	csd.csd_tx_n:92												sdhc[1].io_volt_sel			
P14.1																			
P14.0																			

External Reset (XRES)

CYSBSYS-RP01 has an integrated power-on reset circuit, which completely resets all circuits to a known power on state. This action can also be evoked by an external reset signal, forcing it into a power-on reset state. The XRES signal is an active LOW signal, which is an input to the CYSBSYS-RP01 (ad 49). The CYSBSYS-RP01 module does not require an external pull-up resistor on the XRES input.

Electrical Specifications

Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings

Parameter	Description	Min	Max	Units
VABT_WL	DC supply voltage for dual-band 802.11ac-friendly radio with BT 5.0, VBAT and PA driver supply	-0.5	+5.0	V
VDDIO_WL	DC supply voltage for digital I/O	-0.5	+2.20	V
VDDD, VBACKUP, VDDIO0	Internal regulator and Port 1 GPIO supply for PSoC 6 MCU Backup power and GPIO Port 0 supply when present GPIO supply for Ports 11 to 13 when present / Supply for eFuse Programming*	-0.5	+2.20	V
		-0.5	+2.62	V
VDDA, VDDIO1, VDDUSB	Analog power supply voltage for PSoC 6 MCU GPIO supply for Ports 5 to 8 when present Supply for Port 14 (USB or GPIO) when present	-0.5	+4	V
ESD_HBM	Human body model contact discharge per JEDEC EID/JESD22-A114	2200	-	V
ESD_CDM	Charged device model contact discharge per JEDEC EIA/JESD22-C101	500	-	V

Usage above the absolute maximum conditions listed in above table may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.

Recommended Operating Conditions

DC Specifications

Table 4. DC Specifications

Parameter	Description	Min	Typ	Max	Units	Details / Conditions
VABT_WL	DC supply voltage for dual-band 802.11ac-friendly radio with BT 5.0, V _{BAT} and PA driver supply	3.6	3.6	4.2	V	
VDDIO_WL	DC supply voltage for digital I/O	1.62	1.8	1.98	V	
VDDD, VBACKUP, VDDIO0	Internal regulator and Port 1 GPIO supply for PSoC 6 MCU Backup power and GPIO Port 0 supply when present GPIO supply for Ports 11 to 13 when present / supply for eFuse Programming*	1.62 2.38	1.8 2.5	1.98 2.62	V V	V _{DDD} and V _{DDIO0} must be ≤ to V _{DDIO_WL} . Min. V _{BACKUP} is 1.4 V in Backup Mode.
VDDA, VDDIO1,	Analog power supply voltage for PSoC 6 MCU GPIO supply for ports 5 to 8 when present	1.8	3.3	3.3	V	V _{DDIO_1} must be ≥ to V _{DDA} .
VDDUSB	Supply for Port 14 (USB or GPIO) when present	1.8	3.3	3.3	V	Min supply is 2.85 V for USB

GPIO DC Specifications

Table 5. GPIO DC Specifications

Parameter	Description	Min	Max	Units	Details / Conditions
V _{IH}	Input voltage HIGH threshold	0.7 * V _{DD}	-	V	CMOS Input
V _{IL}	Input voltage LOW threshold		0.3 * V _{DD}	V	CMOS Input
V _{OH}	Output voltage HIGH level	V _{DD} - 0.5		V	I _{OH} = 8 mA
V _{OL}	Output voltage LOW level		0.4	V	I _{OL} = 8 mA
I _{TOT_GPIO}	Maximum total source or sink chip current		200	mA	

External ECO Specification

Table 6. External PSoC 6 MCU ECO Specifications

Parameter	Description	Min	Typ	Max	Units
F_MHz	Crystal frequency range for PSoC 6 MCU	4	33	33	MHz
Load capacitance	Crystal parallel load capacitance	-	-	18	pF
Drive Level		-	-	100	μW
Accuracy (±ppm)	Frequency stability	-20		+20	ppm
ESR	Equivalent series resistance		50	200	Ω

Environmental Conditions

This section describes the operating and storage conditions for CYSBSYS-RP01.

Table 13. Environmental Conditions for CYSBSYS-RP01

Description	Minimum Specification	Maximum Specification
Operating temperature	-20 °C	70 °C
Operating humidity (relative, non-condensation)	5 %	85 %
Thermal ramp rate	1 °C/s	3 °C/s
Storage temperature	-40 °C	85 °C
ESD	4kV	8kV

ESD and EMI Protection

Exposed components require special attention to ESD and EMI.

Device Handling: Proper ESD protocol must be followed in manufacturing to ensure component reliability.

Regulatory Information

FCC

FCC NOTICE:

The device CYSBSYS-RP01 complies with Part 15 of the FCC Rules. The device meets the requirements for modular transmitter approval as detailed in FCC public Notice DA00-1407. Transmitter Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

CAUTION:

The FCC requires the user to be notified that any changes or modifications made to this device that are not expressly approved by Cypress Semiconductor may void the user's authority to operate the equipment.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates and can radiate radio frequency energy and, if not installed and used in accordance with the instruction may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help

LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that FCC labeling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor FCC identifier for this product as well as the FCC Notice above. The FCC identifier is FCC ID: WAP-CYSBSYS-RP01.

In any case the end product must be labeled exterior with "Contains FCC ID: WAP-CYSBSYS-RP01".

ANTENNA WARNING:

This device is tested with a standard SMA connector and with the on-board chip antenna. When integrated in the OEMs product, no rework or replacement is permitted to the on-board chip antenna with higher gain, nor mounting any other external antenna.

**RF EXPOSURE:**

To comply with FCC RF Exposure requirements, the OEM must use the module with on-board chip antenna as-is. The preceding statement must be included as a CAUTION statement in manuals, for products operating with the approved on-board chip antenna, to alert users on FCC RF Exposure compliance. Any notification to the end user of installation or removal instructions about the integrated radio module is not allowed.

The radiated output power of CYSBSYS-RP01 module is far below the FCC radio frequency exposure limits. End users may not be provided with the module installation instructions. OEM integrators and end users must be provided with transmitter operating conditions for satisfying RF exposure compliance. Nevertheless, the module is to be used in such a manner that the potential for human contact during normal operation is minimized. This can be accomplished by installing the module as per manufacturer instructions. The module has been evaluated for and shown compliant with the FCC RF Exposure limits under mobile exposure conditions (antennas are greater than 20cm from a person's body). This device has also been evaluated for and shown compliant with the FCC RF exposure limits under portable exposure conditions (antennas are within 20 cm of a person's body) when installed in certain specific configurations.

ISED

Innovation, Science and Economic Development (ISED) Canada Certification CYSBSYS-RP01 is licensed to meet the regulatory requirements of Innovation, Science and Economic Development (ISED) Canada. License: IC: 7922A-CYSBSYSRP01.

Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and ensure compliance for SAR and/or RF exposure limits. Users can obtain Canadian information on RF exposure and compliance from www.ic.gc.ca.

This device has been designed to operate with the on board chip antenna, having a maximum gain of 1 dBi. The antenna used for this transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

ISED NOTICE:

The device CYSBSYS-RP01 including the built-in trace antenna complies with Canada RSS-GEN Rules. The device meets the requirements for modular transmitter approval as detailed in RSS-GEN. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation of the device.

Operation in the band 5150–5250 MHz is only for indoor use to reduce the potential for harmful interference to co-channel mobile satellite systems.

L'appareil CYSBSYS-RP01, y compris l'antenne intégrée, est conforme aux Règles RSS-GEN de Canada. L'appareil répond aux exigences d'approbation de l'émetteur modulaire tel que décrit dans RSS-GEN. L'opération est soumise aux deux conditions suivantes: (1) Cet appareil ne doit pas causer d'interférences nuisibles, et (2) Cet appareil doit accepter toute interférence reçue, y compris les interférences pouvant entraîner un fonctionnement indésirable.

La bande 5150–5250 MHz est réservée uniquement pour une utilisation à l'intérieur afin de réduire les risques de brouillage préjudiciable aux systèmes de satellites mobiles utilisant les mêmes canaux.

ISED INTERFERENCE STATEMENT FOR CANADA

This device complies with Innovation, Science and Economic Development (ISED) Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Cet appareil est conforme à la norme sur l'innovation, la science et le développement économique (ISED) norme RSS exempte de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

ISED RADIATION EXPOSURE STATEMENT FOR CANADA

This equipment complies with ISED radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with a minimum of 7.9 " (20 cm) distance between the radiation source and your body.

Cet équipement est conforme aux limites d'exposition aux radiations ISED prévues pour un environnement incontrôlé. Cet équipement doit être installé et utilisé avec un minimum de 7,9 po (20 cm) de distance entre la source de rayonnement et votre corps.

LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that ISED labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor IC identifier for this product as well as the ISED Notices above. The IC identifier is 7922A-CYSBSYSRP01. In any case, the end product must be labeled in its exterior with "Contains IC: 7922A-CYSBSYSRP01".

Le fabricant d'équipement d'origine (OEM) doit s'assurer que les exigences d'étiquetage ISED sont respectées. Cela comprend une étiquette clairement visible à l'extérieur de l'enceinte OEM spécifiant l'identifiant Cypress Semiconductor IC approprié pour ce produit ainsi que l'avis ISED ci-dessus. L'identificateur IC est 7922A-CYSBSYSRP01. En tout cas, le produit final doit être étiqueté dans son extérieur avec "Contient IC: 7922A-CYSBSYSRP01".

European Declaration of Conformity

Hereby, Cypress Semiconductor declares that the IoT module CYSBSYS-RP01 complies with the essential requirements and other relevant provisions of Directive 2014. As a result of the conformity assessment procedure described in Annex III of the Directive 2014, the end-customer equipment should be labeled as follows:



All versions of the CYSBSYS-RP01 in the specified reference design can be used in the following countries: Austria, Belgium, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, The Netherlands, the United Kingdom, Switzerland, and Norway.

Packaging

Table 14. Solder Reflow Peak Temperature

Part Number	Package	Maximum Peak Temperature	Maximum Time at Peak Temperature	No. of Cycles
CYSBSYS-RP01	73-pin castellated solder pads	260 °C	30 seconds	2

Table 15. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Part Number	Package	MSL
CYSBSYS-RP01	73-pin castellated solder pads	3

CYSBSYS-RP01 is offered in tape and reel packaging. [Figure 8](#) details the tape dimensions used for CYSBSYS-RP01.

Figure 8. Tape Dimensions




Figure 9 details the orientation of CYSBSYS-RP01 in the tape as well as the direction for unreeling.

Figure 9. Tape Dimensions






Figure 10 details reel dimensions used for CYSBSYS-RP01.

Figure 10. Tape Dimensions



CYSBSYS-RP01 is designed to be used with pick-and-place equipment in an SMT manufacturing environment. Figure 11 shows the center-of-mass for CYBSYS-RP01.

Figure 11. Center-of-Mass for CYBSYS-RP01



Ordering Information

Table 16. Ordering Information

Part Number	Package	Features
		Antenna
CYSBSYS-RP01	73-pin castellated solder pads	Chip Antenna


Table 17. Tape and Reel Package Quantity and Minimum Order Amount

Description	Minimum Reel Quantity	Maximum Reel Quantity	Comments
Reel Quantity	400	400	Ships in 400-unit reel quantities
Minimum Order Quantity (MOQ)	400	-	
Order Increment (OI)	400	-	

Part Numbering Convention

The part numbers are of the form CYBSYS-RP01 where the fields are defined as follows.

CYSBSYS-RP01



For additional information and a complete list of Cypress Semiconductor Rapid IoT Connect products, contact your local Cypress sales representative. To locate the nearest Cypress office, visit our website www.cypress.com.

Acronyms

Table 18. Acronyms Used in this Document

Acronym	Description
ADC	analog-to-digital converter
CM4	Cortex-M4, an Arm CPU
CMOS	complementary metal-oxide-semiconductor, a process technology for IC fabrication
CSD	CapSense Sigma-Delta
CSX	Cypress mutual capacitance sensing method
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
ESD	electrostatic discharge
GPIO	general-purpose input/output, applies to a PSoC pin
GND	Ground
IoT	Internet of Things
MCU	microcontroller unit
RAM	random-access memory
ROM	read-only memory
RTC	real-time clock
WCO	watch crystal oscillator

Document Conventions

Table 19. Unit of Measure

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibel
dBm	decibel-milliwatts
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
kHz	kilohertz
Mbps	megabits per second
MHz	megahertz
MΩ	mega-ohm
μF	microfarad
μW	microwatt
mA	milliampere
nA	nanoampere
Ω	ohm
pF	picofarad
ppm	parts per million
s	second
V	volt



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

Notice regarding compliance with Universal Serial Bus specification. Cypress offers firmware and hardware solutions that are certified to comply with the Universal Serial Bus specification, USB Type-C™ Cable and Connector Specification, and other specifications of USB Implementers Forum, Inc (USB-IF). You may use Cypress or third-party software tools, including sample code, to modify the firmware for Cypress USB products. Modification of such firmware could cause the firmware/hardware combination to no longer comply with the relevant USB-IF specification. You are solely responsible ensuring the compliance of any modifications you make, and you must follow the compliance requirements of USB-IF before using any USB-IF trademarks or logos in connection with any modifications you make. In addition, if Cypress modifies firmware based on your specifications, then you are responsible for ensuring compliance with any desired standard or specifications as if you had made the modification. CYPRESS IS NOT RESPONSIBLE IN THE EVENT THAT YOU MODIFY OR HAVE MODIFIED A CERTIFIED CYPRESS PRODUCT AND SUCH MODIFIED PRODUCT NO LONGER COMPLIES WITH THE RELEVANT USB-IF SPECIFICATIONS

© Cypress Semiconductor Corporation, 2019-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.