### APPENDIX 6

## TRANSMITTER TUNE-UP PROCEDURE

THREE (3) PAGE TUNE-UP PROCEDURE FOLLOWS THIS SHEET


TRANSMITTER TUNE-UP PROCEDURE FCC ID: BBOHH28

## F. TRANSMITTER TUNE-UP PROCEDURE

## 1. TRANSMITTER TUNE UP PROCEDURE

1-1. TEST SET UP

1-2. REFER TO THE DIAGRAM SHOWN BELOW.



D.U.T : DEVICE UNDER TEST

: MIC INPUT


: POWER INPUT LEADS

: ANTENNA JACK

rmest MO	DESCRIPTION	MANUFACTURER	MODEL NO.
ITEM NO	AUDIO OSCILLATOR	KIKUSUI	417A
1	FREQUENCY COUNTER	TAKEDA RIKEN	TR5125
2	AUDIO ATTENUATOR	TECH INSTRUMENTS	TE-111
3	REGULATED DC SUPPELY	KIKUSUI	7133A
4	RF WATTMETER	BIRD	4311-200
5	COUPLER	TOKYO DENPA	WV-1
6	OSCILLOSCOPE	HEWLETT-PACKARD	1710B
7		FUJISOKU	FAT-515N
8	RF ATTENUATOR	TAKEDA RIKEN	TR5125
9	FREQUENCY COUNTER	HEWLETT-PACKARD	8554B/8552A/8566B
10	SPECTRUM ANALYZER	HEWLETT-PACKARD	1710B
11	OSCILLOSCOPE	TAKEDA RIKEN	TR5125
12	FREQUENCY COUNTER		M316A
13	RF VOLTMETER	ANRITSU	TR6355
14	DC VOLTMETER	TAKEDA RIKEN	

### G. RECEIVER TUNE-UP PROCEDURE

- 1. RECEIVER CIRCUIT ALIGNMENT
  - 1-1. TEST SET UP
  - 1-2. REFER TO THE DIAGRAM SHOWN BELOW.



RECEIVER ALIGNMENT SET UP

#### 2. SENSITIVITY ALIGNMENT

- 2-1. SET THE SIGNAL GENERATOR TO PROVIDE 27.185MHz, 1KHz 30% MOD. 1uV RF INPUT. PLASE THE CHANNEL SELECTOR IN CHANNEL 19 POSITION.
- 2-2. ADJUST L101, L201, L202 FOR MAXIMUM AUDIO OUTPUT ACROSS THE 8 Ohm DUMMY LOAD
  RESISTER. THIS ALIGNMENT SHOULD BE PERFORMED BY GRADUALLY DECREASING THE SIGNAL
  OUTPUT SIGNAL TO A MINIMUM LEVEL REQUIRED FOR TUNING TO AVOID INACCURATE ALIGNMENT
  DUE TO AGC ACTION

### 3. SQUELCH CIRCUIT ALIGNMENT

- 3-1. SET THE SIGNAL GENERATOR TO PROVIDE 60dB, 1KHz, 30% MOD ANTENNA INPUT.
- 3-2. ROTATE THE SQUELCH CONTROL IN FULL CLOCKWISE DIRECTION.
- 3-3. TEMPERARILY ADJUST VR101 FOR MAXIMUM AUDIO OUTPUT, AND NOTE THE AUDIO OUTPUT LEVEL. THEN ADJUST RV550 SO THAT AUDIO OUTPUT JUST APPEARED.
- 3-4. NEXT, REDUCE THE ANTENNA INPUT SIGNAL LEVE TO 800uV-4000uV AND MAKE SURE THE AUDIO OUTPUT DECREASES TO ZERO.
- 3-5. REDUCE ANTENNA SIGNAL INPUT LEVEL TO ZERO, AND ADJUST THE SQ CONTROL UNTIL THE NOISE OUTPUT DECREASES TO JUST DISAPPEAR.

#### 2. VCO VOLTAGE ADJUSTMENT

SELECT THE OPERATING CHANNEL ON CH 1.

CONNECT DC VOLTMETER(14) BETWEEN GROUND AND VCO POINT (BETWEEN R516 AND R608).

MAKE THE SET UNDER TX MODE.

TUNE THE VCO VOLTAGE TUNING IFT L601 TO OBTAIN 2.0 V READING OF DC VOLTMETER.

CHECK THE VOLTAGE OF CHANNEL 40 WHETHER THE READING IS IN BETWEEN 2.5 TO 5.5 V DC UNDER RX MODE.

REMOVE DC VOLTMETER.

#### 3. TRANSMITTER ALIGNMENT

3-1. CONNECT THE RF VOLTMETER (13) ON THE BASE OF Q704.

TRANSMIT ON CHANNEL 19.

ADJUST L701, L702 FOR MAXIMUM READING ON RF VOLTMETER.

REPEAT AS NEEDED.

REMOVE RF VOLTMETER.

- 3-2. WITH THE RF POWER METER READING ON RF WATTMETER (5). REPEAT IF NEEDED.
- 3-3, REPEAT STEPS 1 AND 2 IF NEEDED.
- 3-4. OUTPUT POWER READING ON RF WATTMETER (5) SHOULD BE FROM 3.6 TO 4.0 W. IF POWER EXCEEDS 4.0 WATTS INCREASE R711 TO REDUCE POWER AND REPEAT ALIGNMENT AGAIN.

#### 4. FINAL CHECK

IN TRANSMIT ON ALL 40 CHANNELS

- 4-1. OUTPUT POWER SHOULD BE FROM 3.6 TO 4.0 WATTS .
- 4-2. FREQUENCY SHOULD BE WITHIN +400 Hz OF CHANNEL CENTER FREQUENCY .
- 4-3. STRENGTH OF SPURIOUS SIGNALS AS OBSERVED ON SPECTRUM ANALYZER (10) SHOULD BE LESS 60 dB THAN THE TRANSMITTING FREQUENCY.

#### APPENDIX 7

### CIRCUITS AND DEVICES TO STABILIZE FREQUENCY

All 40 channels of transmitting, and receiving, frequencies are provided by PLL (Phase Locked Loop) (IC501) circuitry.

The purpose of the PLL is to provide a multiple number of frequencies from a VCO (Voltage Controlled Oscillator) with quartz crystal accuracy and stability locked to crystal oscillator reference frequency.

The reference crystal oscillator frequency is 10.24 MHz.

CIRCUITS AND DEVICES TO STABILIZE FREQUENCY FCC ID: BBOHH28

#### APPENDIX 8

#### 1. <u>Circuits For Suppression Of Spurious Radiation</u>

The tuning circuit between frequency synthesizer and final amp Q702 and 3-stage "PI" network C718, C719, L711, C721, L712, C725, C722, L713, C723 in the Q704 output circuit serve to suppress spurious radiation. This network serves to impedance match Q704 to the antenna and to reduce spurious content to acceptable levels in the frequency synthesizer.

#### 2. Circuits For Limiting Modulation

A portion of the modulating voltage is rectified by D401 which controls Q403 and Q404 to attenuate the mic amp IC401. The resulting feedback loop keeps the modulation below 100 percent for the inputs approximately 40 dB greater than that required to produce 50% modulation. The modulation attack time is about 50 mS and the modulation release time is about 300 mS.

#### 3. Circuits for Limiting Power

During factory alignment, the series resistor of TX power amp Q704 is selected to limit the available power to slightly less than 4 watts. The tuning is adjusted so that the actual power is from 3.6 to 3.9 watts. There are no other additional controls for adjusting the TX output power.

DEVICES AND CIRCUITS TO SUPPRESS SPURIOUS RADIATION AND LIMIT MODULATION
FCC ID: BBOHH28

APPENDIX 8

LC7185-8xxx

CMOS LSI

CB TRANSCEIVER PLL FREQUENCY SYNTHESIZER AND CONTROLLER

#### Overview

This 27MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. The internal ROM can be changed to suit the frequency specifications of various countries (hence the 8xx designation). The LC7185-8xxx incorporates PLL circuitry and a controller for CB applications on a single CMOS chip. The controller handles the PLL circuitry, frequency data ROM, channel preset/recall RAM, and LED display drivers. It also supports channel scan, channel preset/recall, and emergency channel call.

#### Peatures


- . A built-in programmable divider for the 16MHz VCO
- . Transmission is inhibited when the PLL is unlocked (degital lock monitor).
- . Direct channel 9 or 19 selection (sliding switch)
- . A 7-segment, 2-character LED display
- . "PA" is displayed in public announcement mode.
- . Output beep-tone control circuitry
- . Up to 5 channel settings can be stored in memory.
- . 4 x 3 key matrix implementation
- . DIP30S (shrink) package

and circuit constants herein are included at an example and provide no guarantee for designing aquipment to be mass-produced. The information herein is believed to be accurate and reliable. Howe responsibility is assumed by SANYO for its use; nor for any infringements of patents or other rights of third parties which may result from its use

Case Outline 3061-D3CSNIC (unit:mm) SANYO: DIP30S

. Specifications and information herein are subject to change without notice.

#### Block Diagram



#### Pin Descriptions

TY: Transmit/receive select

HOLD: Hold mode select

INIT: Reset line

TEST: Test point (input)

VDD, VSS1, VSS2: Power supply ...
PIN: Programmable divider input XIN, XOUT: Crystal oscillator input,

output (e.g. 10.240MEz)

瓦: Unlock detected output

PD: Charge pump output

NC: NC Pin

SA to SG: Segment drivers (for display)

D1,D2: Digit output (for display)

KI1 to 4: Key inputs

KO1 to 3: Key scan outputs


BTEP: Beep-tone control output

Pin Assignment: DIP30S (shrink) package

		 _ <i>,</i>	 $\neg$		
SA			3	0	TX
SB	2		2	9	нс
sc	3		2	8	V ss 1
SD	4		1	27	PD
SE	5	٠		2 6	HOLD
SF	6			25	INIT
SG	. 1			24	. ده ۷
D 1	8			23	PIN
D 2	9			22	TEST
x11	10		•	21	V ss 2
K I 2			٠.	20	XIX
K13	12			19	XOUT
K14	13			18	( ŪL )
KO 1	14			17	BEEP
K02	15			16	K03
		 	 	ل_	

top view

### Key Matrix



CH9: Emergency CH9 select
CH19: Emergency CH19 select
CH19: Emergency CH19 select

PA: Public announcement display MODE 1/2: Display mode

UP: Channel up/scan
DN: Channel down/scan


ME: Channel memory enable


M1 to M5: Channel memory recall UP/DN/ME/M1 to M5: Momentary switch

CE9/CE19/PA: Sliding switch

HODE 1/2: Diode

## KD Display Configuration (Common anode/7 segment) .





$\overline{}$	sc	SF	SE	SD	sc	SB	SA
DI	le	11	1 e	14	10	15	12
D2	22	21	2 c	24	2¢	2 b	2 =

Pin	D	esci	-ip	t1	on.
-----	---	------	-----	----	-----

Pin Nar	ne Pin No.	Type	Description
TX	30		Transmit/receive select  TX="0" Transmit, TX="1" Receive .
HOLD	26	□ <b>─</b> ◆	Hold mode select  HOLD="0" Hold mode select  ="1" Normal mode select
INIT	25		Reset line INIT="0" Reset
TEST	22		Test point (input) Tie to ground or leave floating
v <sub>DD</sub>	24		Power supply (+) Normal mode: 5.0 to 8.0V Hold mode: ≥3.0V
V <sub>SS2</sub>	21	,	Channel display LED driver Ground
PIN	23		Programmable divider input 150mVrms min Eold mode: Programmable divider is disabled.
XIN NOUT	20 19		Crystal oscillator Frequency: 10.24MHz Hold mode: Oscillator is disabled.
PD	27		Charge pump output from the phase comparator  . fv is obtained by dividing the PIN frequency input by N (programmable divider value)  . fr is the reference signal (reference divider output)  fv>fr or leading: Positive pulses  .fv <fr and="" fv="fr" high="" hold="" impedance="" impedance<="" lagging:="" matched:="" mode:="" negative="" or="" phase="" pulses="" td=""></fr>
V <sub>SS1</sub>	28		PLL circuit and controller Ground
NC	29	***************************************	. No-connection
₩.	18		Unlock detected output  Low level: See Unlock Detected Output (UL) for  detail.  Open: Locked
			Continued on next page.

#### Continued from preceding page.

				<u> </u>
ſ	Pin Name	Pin No.	Туре	Description
	BEEP	17		Beep-tone control output Open: See Beep-tone Control Output for detail. Low level: Hold mode
	SA	1		Segment drivers for the display
	to	to		(Common anode/7 segments)
	SG	7	<i>\frac{1}{17}</i>	
5	D1	8		Digit output (150Hz) for the display (Common anode/7 segments) Hold mode: Tr goes off.
	KI1	10		Key inputs
	to	to		Input from the key matrix
	KI4	13	777	
	K01	14		Key scan output (75Hz)
•	to	to		Output to the key matrix Hold mode: Low (scanning stops)
	K03	16		


Operation

(1) Channel selection (up/down)

The unlock detected line (UL) is asserted (low) when the UP (or DN) key is pressed and deactivated 25ms after the key is released (see diagram below). The beep-tone control line (BEEP) is asserted (open) for 50msec after each new channel is selected (see diagram below).

1) Manual scanning (up/down) Pressing the UP key increments by one channel and pressing the DN key decrements by one channel. When scanning reaches the end of the band, it automatically wraps around to the beginning.

2) Auto scanning (up/down) Folding the UP (or DN) key down for 500msec or longer starts auto scanning. For both up and down scanning, each channel takes 100msec to scan.




- (2) Selecting an emergency channel (CH9/CH19)
  - If the CH9 or CH19 switch is turned on, the LC7185 does the following:
  - . Stores the value of the previous channel
  - . Asserts the beep-tone control line for 50msec
  - . Disables the UP/DN, M1 to M5, and ME switches
  - . Causes either "9" or "19" to blink on the display
  - . Keep the emergency channel open until the CH9 or CH19 switch is turned off.

After the CH9 or CH19 switch is turned back off the beep-tone control line is asserted for 50msec and the LC7185 reopens the previous channel.

Note the CH9 has a higher priority over CH19. As a result, if both switches are turned on, CH9 will be opened.

As shown in the diagram, the  $\overline{UL}$  line is asserted for 25ms after the CH9 or CH19 switch is turned off or on.



(3) Public Arnouncement (PA) mode

When the PA switch is turned on, the LC7185 does the following:

- . Stores the value of the previous channel
- . Disables all keys


叿

- . Causes "PA" to be displayed
- . Stays in PA mode until the PA switch is turned off.


When the PA switch is turned back off, the LC7185 leaves PA mode and reopens the previous channel.

Lock: Open

As shown in the diagram, the  $\overline{\text{UL}}$  line is asserted while the PA switch is turned on.



(4) Transmit/Receive Selection When the  $\overline{\text{TX}}$  line is asserted, the LC7185 enters TX mode. The LC7185 will only leave this mode if the PA switch is pressed or the  $\overline{ ext{TX}}$  line is deacti-As shown in the diagram, the  $\overline{\text{UL}}$  line is asserted for 25ms after the TX line is asserted or deactivated.




- (5) Channel Preset/Recall Facility
- 1. The LC7185 allows up to 5 channels to be preset (assigned to M1 to M5).
  - . After a reset, M1 to M5 are assigned to CE33.
- 2. Recalling preset channels
  - . A preset channel is recalled by pressing one of the preset memory keys (M1
    - to M5)\* to which the channel was previously assigned.
  - . Presetting channel (assigning keys) are covered in the next section. There are two different display modes as shown below.

Mode 1 (without diode) Each time a key is pressed (e.g. M1), the new channel is displayed.

Example: Display M 1 Key

Mode 2 (with diode) Each time a key is pressed (e.g. M1), a key mnemonic (e.g. TP1") is displayed for 400msec, then the new channel is displayed.



3. Presetting channels

Presetting a channel is done in the following way: First select the channel to be preset, then hold down the ME key and press the preset momory key (M1 to M5)\* to which you would like to assign the current channel.

In the following cases, a channel will not be preset:

- . 9 seconds elapse after the ME key is pressed and one of M1 to M5 is pressed.
- . Emergency channels CH9 or CH19 are currently selected
- . The TX line is asserted.
- . The PA switch is turned on (PA mode).
- . The HOLD line is asserted (hold mode).

There are two different display modes as shown below.

Mode 1 (without diode)

The current channel is displayed throughout the preset process.



Mode 2 (with diode)
When the ME key is held down, "PE" is flashed on the display. Once a preset memory key is pressed (e.g. M1), the key mnemonic (e.g. "P1") is displayed for 400msec before the current channel is redisplayed.


Example: Display 
$$| 5 \longrightarrow PE \longrightarrow P | \longrightarrow | 5$$

Key

ME

M1

- \* Note that if two or more keys are pressed at the same time, priority is assigned as follows:
- H1>H2>H3>H4>H5
- (6) Beep-tone Control Output After each of the following events, the EEEP line is asserted for 50msec:
  - . A reset (e.g. battery replacement)
  - . Any key press associated with the channel memory
  - . Any emergency channel switch activation
  - . A new channel is selected.
  - . Leaving hold mode
- (7) Unlock Detected Output  $(\overline{UL})$ In the following cases, the  $\overline{UL}$  line is asserted for the duration indicated.




- When the phase difference between the programmable and reference divider outputs exceeds 3.2usec. The UL line is held low for 6msec after the last out-of-range phase sample is detected, as shown below.
- . After a new transmit/receive or channel selection. The UL line is asserted for 25msec.
- . While the PA switch is turned on.

### (8) Key Matrix


It is normal to put diodes in series with the key scanning lines to avoid creating a short with the output lines.

But KO1, KO2 and KO3 lines don't need diodes.




R<sub>ONP</sub>, R<sub>ONN</sub>: ON impedance

min max [kohm] typ 1.0 2.0 RONP 0.5  $R_{ONN}$ 30 50 70  $R_{\text{PdN}}$ 50 70 30



P.PdN: Pull-down resistor



#### Bold Hode

The LC7185 enters hold mode when the HOLD line is asserted. In this mode, the channel preset/recall RAM is not affected.

#### (1) System status

The LC7185 will remain in hold mode until the HOLD line is deactivated or a reset occurs (INIT line is asserted). The programmable divider, crystal oscillator, and reference divider are all inhibited. Signal output levels are shown below.

PD: High impedance 可: V<sub>SS</sub> (ground)


D1, D2: High impedance

BEEP:  $V_{SS}$  K01 to K03:  $V_{SS}$  When the LC7185 leaves hold mode, the previously selected channel is reopened.


#### (2) Reset

To reset the chip, assert the INIT line, Reset state:

- . CE9 is selected.
- . Preset memory keys are all set to CH33.



(3) Timing Requirements for Hold Mode



 $V_{\rm DD}$  must remain at 5.0V or higher (crystal oscillator requirement) for 6.0msec (thold) after the HOLD line is asserted (HOLD<0.3VDD). After this  $V_{\rm DD}$  may go as low as 3.0V.


There are no constraints on timing when the chip is leaving hold mode.

The signals can be activated in one of two orders.

- 1) If HOLD is already deactivated (>0.7 $V_{\rm DD}$ ), the LC7185 leaves hold mode within 2.0msec after  $V_{\rm DD}$  rises to >5.0 $V_{\rm c}$ .
- 2) If  $V_{\rm DD}$  is >5.0V, the LC7185 enters normal mode within 2.0msec after HOLD is deactivated.


#### (4) Reset Timing

1) Reset timing (e.g. battery replacement)



Note: tINIT should be greater than 1.0usec.

2) Reset caused by a sudden voltage (VDD) drop



Note: If  $V_{\rm DD}$  drops momentarily down to less than 3.0V and rises up to more than 5.0V (t>1.0usec), a reset may be generated.

LC7185-8xxx

Frequency Table (U.S.A.; LC7185-8750)

<u></u>			_		
CHANNE		RX	(TX=1)	TX (	$\overline{TX} = 0$ )
	(Mtz)	. N	Fvco	N	Fvco
1 2 3 4 5 6 7 8 9	26. 965 26. 975 26. 985 27. 005 27. 015 27. 025 27. 035 27. 055 27. 065 27. 075	6508 6512 6516 6524 6528 6532 6536 6544 6548 6552	16. 27 16. 28 16. 29 16. 31 16. 32 16. 33 16. 34 16. 36	5393 5395 5397 5401 5403 5405 5407 5411 5413	13. 4825 13. 4875 13. 4925 13. 5025 13. 5075 13. 5125 13. 5175 13. 5275 13. 5325 13. 5375
11 12 13 14 15 16 17 18 19 20	27. 085 27. 105 27. 115 27. 125 27. 135 27. 155 27. 165 27. 175 27. 185 27. 205	6556 6564 6568 6572 6576 6584 6588 6592 6596 6604	16. 39 16. 41 16. 42 16. 43 16. 44 16. 46 16. 47 16. 48 16. 49 16. 51	5417 5421 5423 5425 5427 5431 5433 5435 5437 5441	13. 5425 13. 5525 13. 5575 13. 5625 13. 5675 13. 5775 13. 5825 13. 5875 13. 5925 13. 6025
21 22 23 24 25 26 27 - 28 29 30	27. 215 27. 225 27. 255 27. 235 27. 245 27. 265 27. 275 27. 285 27. 295 27. 305	6608 6612 6624 6616 6620 6628 6632 6636 6640 6644	16. 52 16. 53 16. 56 16. 54 16. 55 16. 57 16. 58 16. 59 16. 60 16. 61	5443 5445 5451 5447 5449 5453 5455 5457 5459 5461	13. 6075 13. 6125 13. 6275 13. 6175 13. 6225 13. 6325 13. 6375 13. 6425 13. 6475 13. 6525
31 32 33 34 35 36 37 38 39 40	27. 315 27. 325 27. 335 27. 345 27. 355 27. 365 27. 375 27. 385 27. 395 27. 405	6648 6652 6656 6660 6664 6568 6672 6676 6680	16. 62 16. 63 16. 64 16. 65 16. 66 16. 67 16. 68 16. 69 16. 70 16. 71	5463 5465 5467 5469 5471 5473 5475 5477 5479 5481	13. 6575 13. 6625 13. 6675 13. 6725 13. 6775 13. 6825 13. 6875 13. 6925 13. 6975 13. 7025

Vco(TX)=RF÷2 Vco(RX)=RF-10.695MHz(IF) CH1: Vco(TX)=26.965÷2=13.4825 Vco(RX)=26.965-10.965=16.27

	The first term of the second o				. ∰. − 	•
E	Lectrical Characteristics		. · ·		• ·	
•	Absolute maximum ratings at	$Ta=25^{\circ}C.V$	-c=0V		***	
	· · · · · · · · · · · · · · · · · · ·		ν <sub>SS</sub> =0V	min	typ max	unit
	Suppler Walksen	77	, SS_ 4.	-0.3	9.0	γ
	Supply Voltage	V <sub>DD</sub> max	V <sub>DD</sub>	_	15	v
	Input Voltage ·	VIN(1)max	HOLD, TA	-0.3		
	•	V <sub>TN(2)</sub> max	Input pins other	-0.3	V <sub>DD</sub> +0.3	V .
		TH( L)	than $V_{TN(1)}$ max			
	Output Voltage	V may	SA, SB, SC, SD, SE, SF, SG,	-0.3	15	V
	Output forouge	V <sub>0(1)</sub> max	D1 D2	_		
			D1,D2	^ 2	15	V
		<sup>V</sup> 0(2) <sup>max</sup>	Ū, BEEP	-0.3		
		V <sub>O</sub> (3) max	PD	-0.3	V <sub>DD</sub> +0.3	<b>V</b>
		V <sub>0(4)</sub> max	Output pins other	-0.3	$v_{DD}^{DD} + 0.3$	} V
		0(4)	than mentioned above			
	Output Current	T may	SA, SB, SC, SD, SE, SF, SG	0	30 .	mA
	Output Current	10(1) max	·	-	10	mA
		(2) max	<u>D1</u> ,D2	^	20	mA
		I <sub>0</sub> (3) max	ŪL	0		
		TO(4) max	BEEP	0	10	r.k
	Allowable Power Dissipation	Pd max	(Ta <u>≤</u> 85 <sup>0</sup> C)		350	프뵜
	Operating Temperature	Topg	· =	-40	+85	°C
7	Storage Temperature	Istz		-55	+125	°C
<b>≨</b> ₽.	Prousse lembersrade	1205	•			
			No. 4 0500 T 0T			
	Allowable operating conditi	ons at Ta=	-40 to +85°C, V <sub>SS</sub> =0V		0.0	**
	Supply Voltage	$a^{DD}$		5.0	8.0	V
: .	"H"-Level Input Voltage	VIH(1)	HOLD, TX	0.7 V <sub>DD</sub>	12	V
	·, -	A = 11 ( 1 )	INIT	3.0	$\Delta^{DD}$	V
	•	VIH(2)	KI1,KI2,KI3,KI4	0.6V <sub>DD</sub>	VDD	V
•	" HIM I amal Impub Walkana	V ĭ∃E(3)	HOLD, TX	o o	0.3V <sub>DD</sub>	V
	"L"-Level Input Voltage	V∏_(1)		ō	1.5	ν
		VIL(2)	INIT	0		Ÿ
		Ψ <sub>Ψ</sub> (3)	KI1,KI2,KI3,KI4	_	o.4v <sub>DD</sub>	
	Output Voltage	VOUT(1)	SA,SB,SC,SD,SE,SF,SG	, 0	13	V
		001(1)	D1,D2			
		V(a)	<del>UL</del> , BEEP	0	8	٧
	Input Frequency	VOUT(2)	XIN(sine wave,	1.0	10.24 15	MEz
	Imput Frequency	fin(1)	capacitor coupled)	•		
		_	•	10	30	MEz
		f <sub>IN(2)</sub>	PIN(sine wave,	. 10	50	
			capacitor coupled)			
$\mathbf{O}$	Input Amplitude	V <sub>IN(1)</sub>	XIN(sine wave,	0.5	1.5	Vrms
•		TH( 1)	capacitor coupled)			
		V	PIN(sine wave,	0.15	1.5	Vrms
		<sup>V</sup> IN(2)	capacitor coupled)			
•	D	Y'tal	XIN, XOUT (CISSOohms)	5.0	10.24 15	MHz
	Required Oscillating	T. car	X1N, X001 (012)00::::::::::::::::::::::::::::::::::	. ,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	Frequency	K-		,		
	Electrical characteristics	at under a	allowable operating co	ndition	13	
	Internal Feedback	Rf(1)	XIN		1.0	Mohm
	Resistance	Rf(2)	PIN		500	konm
-			KI1,KI2,KI3,KI4,TEST	30	_	kohm
•	Pull-down Resistor	$R_{PdN}$	$\frac{RT}{HOLD}$ , $\frac{TX}{TX}$ $V_T = 12V$	-	5.0	
	"H"-Level Input Current	IIH(1)			5.0	
	•	· 'le(2)	INIT VI=VDD			
	No. of the second second	1H(3)	$xIN$ $v_{-}^{I}=v_{DD}$	•	20	
		IIE(4)	$PIN \qquad V_{T} = V_{DD}$		40	uA
•		エニ(4)		Contin	ued on next	t page.

	-		·				
(	Continued from preceding page	•	**************************************	min	typ	max	un
	"L"-Level Input Current "H"-Level Output Voltage	IL(1) IL(2) IL(3) IL(4) VOH(1)	$\overline{HOLD}, \overline{IX}, V_I = V_SS$ $\overline{INIT}$ $V_I = V_SS$ $\overline{XIN}$ $V_I = V_SS$ $\overline{PIN}$ $V_T = V_SS$ $\overline{KO1, KO2, KO3}$ $\overline{L_O} = 1 \text{ mA}$	V <sub>DD</sub> -2.0	V <sub>DD</sub> -1.0	5.0 5.0 2.0 4.0 VDD	u u u
	ייַנ"-Level Output Voltage	VOH(2) VOL(1) VOL(2) VOL(3) VOL(4)	PD	V <sub>DD</sub> -1.	1.0	1.4 1.0 1.0	
	Output Leakage Current	VOL(5) VOL(6) IOFF(1)	D1,D2 I <sub>O</sub> =5mA UL I <sub>O</sub> =10mA SA,SB,SC,SD,SE,SF,SG D1,D2 V <sub>O</sub> =13V	,		1.0 1.0 5.0	•
)′	янт-Level Tristate	I <sub>OFF</sub> (2) I <sub>OFFH</sub>	UL, EFEP V <sub>O</sub> =8V PD V <sub>O</sub> =V <sub>DD</sub>		0.01	5.0 10.0	
	Leakage Current "L"-Level Tristate	I <sub>OFFL</sub>	PD V <sub>O</sub> =V <sub>SS</sub>		0.01	10.0	
	Leakage Current Supply Current	I <sub>DD(1)</sub>	Normal mode *1(PLL operates)	-	10	15	
		IDD(2)	Hold mode VD *2(memory backup) VD	70.8= <sub>CC</sub>	• •	5 15	
			*1 f <sub>IN(2)=20MHz</sub> (PIN) V <sub>IN(2)=0</sub> .15Vrms X <sup>1</sup> tzl=10.240MHz  TX=HOLD=INIT=V <sub>DD</sub> Other inputs=V <sub>SS</sub> Other outputs=ope *2 HOLD=V <sub>SS</sub> TX=INIT=V <sub>DD</sub> Other inputs=V <sub>SS</sub> Other outputs=ope	en			•

### APPENDIX 10

#### FINAL RF AMPLIFIER DATA SHEETS

FOUR (4) PAGES FOR 2SC2078 FOLLOW THIS SHEET

FINAL RF AMP DATA SHEET FCC ID: BBOHH28

APPENDIX 10



## SEMICONDUCTOR TECHNICAL DATA

EPITAXIAL PLANAR NPN TRANSISTOR

B TRANSCEIVER TX FINAL AMPLIFIER APPLICATION. F TRANSCEIVER APPLICATION.


Recommended for Output Stage Application of \M 4\ Transmitter.

ligh Power Gain.

Tide Area of Safe Operation.

AXIMUM RATINGS(Ta=25°C)


CHARACTERISTIC	SYMBOL	RATING	UNIT
ollector-Base Voltage	V <sub>CBO</sub>	80	V
ollector-Emitter Voltage ( $R_{BS}$ =50 $\Omega$ )	.VCER 7	80	v
tter-Base Voltage	VEBO	4	v
ollector Current	Ιc	`4	A
mitter Current	Ιε	-4	A
ollector Power Dissipation (Tc=25℃)	Pc	10	¥
enction Temperature	Tj	150	, °C
Lorage Temperature Range	Tsig	-55 <del>~</del> 150	τ



ECTRICAL CHARACTERISTICS (Ta=25°C)

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
llector C	Cut-off Current	Ісво	V <sub>CB</sub> =30V, I <sub>E</sub> =0	10		μΛ	
enkdown	Collector-Emitter	V <sub>(BR)CER</sub>	I <sub>C</sub> =10mA, R <sub>BE</sub> =50 Ω	, 80	2	-	٧
ge	Emitter-Base	V <sub>(BR)EBO</sub>	I <sub>E</sub> =1.0mA, I <sub>C</sub> =0 ·	4	-	· -	٧
Current	Gain	h <sub>FE</sub>	V <sub>CE</sub> =5V, I <sub>C</sub> =0.5A	100	_	200	
llector-E Euration		V <sub>CE(set)</sub>	Ic=3A, IB=0.3A	-	-	1.5	٧
ansition	Frequency	ſŢ	V <sub>CE</sub> =5V. I <sub>C</sub> =500mA	100	-	-	MIIz
Hector Output Capacitance		Сор	$V_{CB}=10V$ , $I_{E}=0$ , $f=1MHz$	-	40		pF
tput Power (Fig.1)		P <sub>6</sub>	V <sub>cc</sub> =12V, P <sub>i</sub> =0.3W, f=27MHz	4	-	-	¥

Fig.1 P. TEST CIRCUIT



## SEMICONDUCTOR TECHNICAL DATA

EPITANIAL PLANAR NPN TRANSISTOR.

B TRANSCEIVER TX FINAL AMPLIFIER APPLICATION. F TRANSCEIVER APPLICATION.

#### **EATURES**


Recommended for Output Stage Application of \M 4\ Transmitter.

ligh Power Gain.

Tide Area of Safe Operation.

### AXIMUM RATINGS(Ta=25°C)


CHARACTERISTIC	SYMBOL	RATING	UNIT
ollector-Base Voltage	V <sub>CBO</sub>	80	l v
tor-Emitter Voltage $(R_{BE}=50 \Omega)$	VCER 7	80	v
mitter-Base Voltage	V <sub>EBO</sub>	4	v
ollector Current	Ic	`4	Α .
mitter Current	Ιε	-4	Α
ollector Power Dissipation (Tc=25℃)	Pc	10	¥
unction Temperature	Tj	150	2
orage Temperature Range	Tstg	-55 <b>~</b> 150	τ



ECTRICAL CHARACTERISTICS (Ta=25°C)

	HARACTERISTICS	SYMBOL		<del></del> _			
		SIMBUL	TEST CONDITION	MIN,	TYP.	MAX.	UNIT
llector Cut-off Current		Icao	V <sub>cs</sub> =30V, I <sub>E</sub> =0	T	† <u> </u>	10	<del>  -</del>
e pown ge	Collector-Emitter	V <sub>(BR)CER</sub>	$I_{C}=10\text{mA}$ , $R_{BE}=50\Omega$	80	<u> </u>		μΛ
` <b>₹</b> €e	Emitter-Base	V <sub>(BR)EBO</sub>	$I_{\varepsilon=1.0\text{mA}}$ , $I_{c}=0$	4		<u> </u>	V
Current	Gain	h <sub>FE</sub>	V <sub>CE</sub> =5V, I <sub>C</sub> =0.5A	<del> </del>	- <del>-</del>	<u>-</u>	V
·llector-E			CE CV. XC-U.SA	100	-	200	
furation		V <sub>CE(zel)</sub>	Ic=3A, IB=0.3A	-	_	1.5	v
ansition	Frequency	f <sub>T</sub>	V <sub>CE</sub> =5V. 1 <sub>C</sub> =500mA	100			
llector Output Capacitance				100			MIIz ——
		C <sub>ob</sub> .	$V_{CB}=10V$ , $I_{E}=0$ , $f=1MHz$	-	40	- 1	pF
tput Power	r (Fig.1)	· Po	Vcc=12V, Pi=0.3W, f=27MHz	4			


Fig.1 P. TEST CIRCUIT



C1:-100pF, C2.C3:-150pF, C4:-300pF, C5:1000pF

C<sub>2</sub>: ~ 100pr. C<sub>2</sub>: C<sub>3</sub>: ~ 130pr. C<sub>4</sub>: ~ 300pr. C<sub>5</sub>: 1000pr. C<sub>6</sub>: 0.01μF, R: 250 Ω L<sub>1</sub>: 0.8mm φ UEW, 7T, 8mm I.D L<sub>2</sub>: 0.8mm φ UEW, 5T, 8mm I.D RFC: 0.35mm φ UEW, 17T, 5mm I.D

27MII2 4W OUTPUT AM TRANSCEIVER CIRCUIT Fig 2



: 4ming Bobbin with Ferrite Core, 0.08nnng uew, b turns

: 410mg Bobbin With Ferrite Core, 0.08011ng UEW, 2 TURNS


L3 · L6 · 6.5 $n_1m_{\theta}$  Bobbin with Ferrite core, 0.6 $n_1m_{\theta}$  Su plated copper wine  $a_2^+$  turns

6.5mmg Bornin with Ferrite core, 0.6mmg Sn. Plated Copper wire 6.2 Thrus 0.6กากต Sn Plated Copper Wire, 6.5mm 1.D. 8 ½ Tukns

: 0.2mme - UEM, 30 TUKNS : 4.7ufl,7BA-400k (TOKO) RFC2

RESISTOR : 1/4W CARBON CAPACITOR : CERAMIC

1





AMBIENT TEMPERATURE To (°C)

50 100

. 30

APPENDIX 3

FUNCTION OF DEVICES

HH28

ONE (1) PAGE LIST OF ACTIVE SEMICONDUCTORS AND FUNCTIONS FOLLOW THIS SHEET

FUNCTION OF DEVICES FCC ID: BBOHH28

## C . SEMICONDUCTORS AND FUNCTION

	DESCRIPTION	RX	TX	REMARK
REF. NO			×	KEC
Q101	KTC3875S	RF ATTENUATOR	×	KEC
Q102	KTC3880S	RF AMP	×	KEC
Q103	KTC3880S	1'ST MIXER	×	KEC
0201	KTC3880S	2'ND MIXER	×	KEC
Q202	KTC3880S	IF AMP		KEC
Q203	KTC3880S	IF AMP	×	KEC
Q204	KTA1504S	A. N. L.	×	KEC
Q403	KTA1504S	. ×	A. L. C.	KEC
Q404	KTC3875S	×	A. L. C.	KEC
0500	KTC3875S	LED CONTROL	LED CONTROL	KEC
Q501	KTA1504S	LED CONTROL	LED CONTROL	<del></del>
Q502	KTA1504S	LED CONTROL	LED CONTROL	KEC
Q502	KTA1504S	LED CONTROL	LED CONTROL	KEC
	KTC3875S	CHARGE PUMP	CHARGE PUMP	KEC
Q510	KTC3875S	CHARGE PUMP	CHARGE PUMP	KEC
0511	KRC110S	SQ CONTROL	X	KEC
Q513		SQ CONTROL	×	KEC
0550	KTC3875S KTA1504	SQ CONTROL	×	KEC
Q553	KTC3880S	BUFFER	BUFFER	KEC KEC
Q601 Q602	KTC3875S	×	SWITCHING	KEC
Q603	KTC3880S	VCO	VCO	
Q701	KTC3880S	×	DOUBLER	KEC
0702	KTC3880S	×	PRE AMP	KEC
Q703	KTC1006	×	RF DRIVER	KEC
Q704	KTC2078	×	RF POWER AMP	KEC KEC
Q900	KTC3875S	BATT LOW	BATT LOW	KEC
Q901	KTC3875S	BATT LOW	BATT LOW	
Q902	KTC3875S	REGULATOR(9.1V)	REGULATOR(9.1V)	KEC
Q903	KRA102S	B+ CONTROL	×	KEC
	KRA102S	× .	B+ CONTROL	KEC
Q904		×	AF AMP	KEC
IC401		PLL	PLL	SANYO
1C501		AF AMP	×	NATIONAL

## \*\*\* MANUFACTURER INFORMATION \*\*\*

- \* K.E.C ------ KOREA ELECTRONICS SEMICONDUCTOR CO., LTD.
- \* SANYO ----- JAPAN SANYO SEMICONDUCTOR CO., LTD.
- \* NATIONAL ----- NATIONAL SEMICONDUCTOR CO., LTD.

## APPENDIX 4 SCHEMATIC DIAGRAM

ONE (1) SCHEMATIC DIAGRAM FOLLOWS THIS SHEET

SCHEMATIC DIAGRAM FCC ID: BBOHH28

APPENDIX 4

TABLE 1
TRANSMITTER CONDUCTED SPURIOUS

<u>Channel</u>	Spurious Frequency MHz	dB Below <u>Carrier</u> Low	
1	53.930	86	83
1	80.895	75	82
1	107.860	88	89
1.	134.825	95	93
1	161.790	96	96
1	188,755	95	95
<u> </u>	215.720	93	95 94
	242.685	94	94 93
ĩ	269.650	94 91	93 94
	203.030	31	94
21	54.430	89	86
21	81.645	76	85
21	108.860	90	93
21	136.075	95	92
21	163.290	94	93
21	190.505	93	93
21	217.720	95	95
21	244.935	95	94
21	272.150	93	94
40	E4 010		
40	54.810	91	91
40	82.215	76	86
40	109.620	89	90
40	137.025	92	92
40	164.430	96	95
	191.835	96	93
40	219.240	96	94
40	246.645	92	96
40	274.050	94	91
	Required:	60	60

All other spurious were more than 20 dB below required 60 dB suppression.

E. FIELD STRENGTH MEASUREMENTS OF SPURIOUS RADIATION (Paragraph 2.993(a)(b,2) of the Rules)

Field intensity measurements of radiated spurious emissions from the HH28 transmitter were made with a Tektronix 494P spectrum analyzer and dummy load located in an open field 3 meters from the test antenna. Output power was 3.5 watts. The supply voltage was 13.8 volts. The transmitter and test antennae were arranged according to OCE 42 to maximize pickup. No external accessory jacks are provided. Both vertical and horizontal test antenna polarization were employed.

Measurements were made from 10 MHz to 10 times the maximum operating frequency of 26.965 or 269.650 MHz.

Reference level for the spurious radiations was taken as an ideal dipole excited by 3.5 watts, the output power of the transmitter according to the following relationship:\*

$$E = \frac{(49.2xP_t)^{1/2}}{R}$$

where

E = electric-field intensity in volts/meter

 $P_{+}$  = transmitter power in watts

R = distance in meters

for this case  $E = \frac{(49.2x3.5)^{1/2}}{3} = 4.4 \text{ V/m}$ 

Since the spectrum analyzer is calibrated in decibels above one milliwatt (dBm):

4.2 volts/meter =  $4.2 \times 10^6$  uV/m

 $dBu/m = 20 Log_{10}(4.2x10^6)$ 

= 133 dBu/m

Since 1 uV/m = -107 dBm, the reference becomes

133 - 107 = 26 dBm

Representing a conversion for convenience, from dBu to dBm. The measurement system was capable of detecting signals 100 dB or more below the carrier reference level. Data, including antenna factor and line loss corrections, are shown in Table 2.

<sup>\*</sup>Reference Data for Radio Engineers, International Telephone and Telegraph Corporation, Sixth Edition.

### F. FIELD STRENGTH MEASUREMENTS (Continued)

TABLE 2

TRANSMITTER CABINET RADIATED SPURIOUS Channel 1, 26.965 MHz; 3.5 watts, 13.8 Vdc

### dB Below Carrier Reference

Frequency, MHz	(V)	(H)
53.930	81	91
80.895	102	102
107.860	100	89
134.825	91	89
161.790	84	81
188.755	95	91
215.720	98	95
242.685	95	94
269.650	93	94
Required:	60	60

Any unlisted spurious were more than 80 below carrier reference from 4.5 to 269.65 MHz.

## F. FREQUENCY STABILITY (Paragraph 2.995(a)(1) of the Rules)

Measurement of frequency stability versus temperature was made at temperatures from  $-30^{\circ}\text{C}$  to  $+50^{\circ}\text{C}$  in  $10^{\circ}$  increments. At each temperature, the unit was exposed to the test chamber ambient a minimum of 60 minutes after indicated chamber temperature ambient had stabilized to within  $\pm 2^{\circ}$  of the desired test temperature. Following a 30 minute soak at each temperature, the unit was turned on, keyed and frequency measured within 2 minutes. Test temperature was sequenced in the order shown in Table 3, starting with  $-30^{\circ}\text{C}$ .

A Thermotron S1.2 temperature chamber was used. The transmitter output stage was terminated in a dummy load. Primary supply was 13.8 volts. Frequency was measured with a HP 5385A digital frequency counter connected to the transmitter through a power attenuator. Measurements were made on Channel 9, 27.065 MHz. No transient keying effects were observed.

## G. FREQUENCY STABILITY (Continued)

### TABLE 3

<u>Temperature</u>	
	Output Frequency, MHz
-29.0	
-19.8	27.064770
- 9.4	27.064931
0.1	27.065018
9.9	27.065059
20.4	27.065061
30.5	27.065035
40.3	27.065008
50.0	27.065007
\$# t	27.065050
Maximum frequency error:	
- 1 02101.	27.065000
	<u> 27.064770</u>
Pula os assu	000230 MHz

FCC Rule 95.625(b) specifies .005% or a maximum of  $\pm$  .001353 MHz.

G. FREQUENCY STABILITY AS A FUNCTION OF SUPPLY VOLTAGE (Paragraph 2.995(d)(2) of the Rules)

Oscillator frequency as a function of power supply voltage was measured with a HP 5385A digital frequency counter as supply voltage provided by an HP 6264B variable dc power supply was varied ±15% from the nominal 13.8 volt rating. A Keithley 197 digital voltmeter was used to measure supply voltage at transmitter primary input terminals. Measurements were made at 20°C ambient.

TABLE 4

Supply Voltage	
15.87	Output Frequency, MHz
15.19	27,065036
14.49	27.065037
13.80	27.065034
13.11	27.065035
12.42	27.065037
11.73	27.065036
11.04 (rated battery end-point)	27.065039
Maximum frequency error:	27.065037
1 02101,	27.065000
	27.065037
Rule of card	+ .000037 MHz

FCC Rule 95.625(b) specifies .005% or a maximum of  $\pm$  .001353 MHz. No effects on frequency related to keying the unit were observed.

ADDITIONAL REQUIREMENTS FOR TYPE ACCEPTANCE Η. (Paragraph 95.669 of the Rules)

The HH28 meets the applicable provision of 95.669(a).

External controls are limited to the following 95.669(a): per

- 1. Primary power connection
- 2. Microphone
- RF output power connection 3.
- Not applicable, no accessory jacks 4.
- On-off switch (combined with receiver volume control) 5.
- Not applicable, AM only 6.
- 7. Not applicable, AM only
- Transmitting frequency selector 8.
- 9. Transmit-receive switch
- See #1 10.
- 11. Not applicable

The serial number of each unit will be implemented in accordance with 95.671.

A copy of Part 95, Subpart D, of the FCC rules for the Citizens Band Radio Service, current at the time of packing of the transmitter, must be furnished with each CB transmitter marketed per 95.673.

I. PLL RESTRICTIONS (Per Public Notice of April 27, 1978)


> The HH28 meets the following conditions specified in the April 27, 1978 notice:

- All frequency-determining elements, including crystals, 1. integrated circuits and channel selector switches are permanently wired and soldered in place.
- The PLL integrated circuit division ratio selection is 2. BCD coded. All the 40 channels are mask programmed into the CPU and can not be changed.
- Channel selection is controlled by the masked program З. of the CPU and has only 40 positions for use in the US.
- All the undedicated leads in the CPU and Pll integrated 4. circuits are disabled and not serviceable by the user.

#### J. FINAL AMPLIFIER DATA

A copy of the final RF amplifier data sheet is included 1. in Appendix 10.


FIGURE 1
TRANSMITTER FREQUENCY RESPONSE



TRANSMITTER FREQUENCY RESPONSE FCC ID: BBOHH28

FIGURE 1

FIGURE 2a AM MODULATION LIMITING - POSITIVE PEAKS



### MODULATION LIMITING CHARACTERISTICS

Percent modulation as a function of input level at microphone jack in dBm for 300 Hz, 950 Hz, and 2500 Hz tones.


> MODULATION LIMITING POSITIVE PEAKS

FCC ID: BBOHH28

FIGURE 2a

FIGURE 2b

AM MODULATION LIMITING - NEGATIVE PEAKS



### MODULATION LIMITING CHARACTERISTICS

Percent modulation as a function of input level at microphone jack in dBm for 300 Hz, 950 Hz, and 2500 Hz tones.


MODULATION LIMITING NEGATIVE PEAKS

FCC ID: BBOHH28

FIGURE 2b

AL VINDERT . DOM

FIGURE 3a
MODULATION LIMITER ATTACK TIME




Measurement Conditions: 16 dB over 50% modulation level at
950 Hz with 2500 Hz tone, upper fourth order sideband; horizontal
scale 100 ms/div.

UPPER FOURTH-ORDER SIDEBAND LIMITER ATTACK TIME FCC ID: BBOHH28

FIGURE 3a

FIGURE 3b
MODULATION LIMITER ATTACK TIME



Measurement Conditions: 16 dB over 50% modulation level at
950 Hz with 2500 Hz tone, lower fourth order sideband; horizontal
scale 100 ms/div.

LOWER FOURTH-ORDER SIDEBAND LIMITER ATTACK TIME FCC ID: BBOHH28

FIGURE 3b

#### C. MODULATION CHARACTERISTICS (Continued)


4. Occupied Bandwidth - AM
(Paragraph 2.989(c) of the Rules)

Figures 4a and 4b are plots of the sideband envelope of the transmitter at low and high power settings respectively taken from a Tektronix 494P spectrum analyzer. Modulation corresponded to conditions of 2.989(a) and consisted of 2500 Hz tone at an input level 16 dB greater than that necessary to produce 50% modulation at 950 Hz, the frequency of maximum response. Measured modulation under these conditions was 95%.

The plots are within the limits imposed by Paragraph 95.631(b)(1,3) for double sideband AM modulation. The horizontal scale, frequency, is 10 kHz per division and the vertical scale, amplitude, is a logarithmic presentation equal to 10 dB per division.

NOTE: Reference of 0 dBc is unmodulated transmitter power.

AL VICTOROBILL COM



# ATTENUATION IN dB BELOW MEAN OUTPUT POWER Required


On any frequency more than 50% up to and including 100% of the authorized bandwidth, 8kHz (4-8kHz)	25
On any frequency more than 100%, up to and including 250% of the authorized bandwidth (8-20kHz)	35
On any frequency removed from the assigned frequency by more than 250% of the authorized bandwidth	60

OCCUPIED BANDWIDTH FCC ID: BBOHH28

FIGURE 4a (Low Power)

FIGURE 4b
OCCUPIED BANDWIDTH

AL VINESCEN. COM



#### ATTENUATION IN dB BELOW MEAN OUTPUT POWER Required

On any frequency more than 50% up to and including 100% of the authorized bandwidth, 8kHz (4-8kHz)	25
On any frequency more than 100%, up to and including 250% of the authorized bandwidth (8-20kHz)	35
On any frequency removed from the assigned frequency by more than 250% of the authorized bandwidth	60

OCCUPIED BANDWIDTH FCC ID: BBOHH28

FIGURE 4b (High Power)

## D. SPURIOUS EMISSIONS AT THE ANTENNA TERMINALS (Paragraph 2.991 of the Rules)

The HH28 transmitter was tested in the AM mode for spurious emissions at the antenna terminals while the equipment was modulated with a 2500 Hz signal, 16 dB above minimum input signal for 50% modulation at 950 Hz, the frequency of highest sensitivity.

Measurements were made with Tektronix 494P spectrum analyzer coupled to the transmitter output terminal through Narda 765-20 50 ohm power attenuator.

In order to improve measurement system dynamic range, a series trap tuned to the carrier frequency was used on the Narda attenuator output. The trap, which had negligible shunt attenuation at the second harmonic and high frequencies, provided 26 dB attenuation of the fundamental. The trap was not used during close-in (within 10 MHz of the carrier) spurious measurements.

During the tests, the transmitter was terminated in the Narda 765-20 dummy load. Power was monitored on a Bird 43 Thru-Line wattmeter; dc supply was 13.8 volts throughout the tests.

Spurious emission was measured at both power settings on Channels 1, 21, and 40 throughout the RF spectrum from 10 to 300 MHz. Any emissions that were between the 60 dB attenuation required and the 100 dB noise floor of the spectrum analyzer were recorded. Data are shown in Table 1.