

Annex B



This test report annex is electronically signed and valid without handwriting signature. For verification of the electronic signatures, the public keys can be requested at the testing laboratory.

Test report annex authorized:

Thomas Vogler
Lab Manager
Radio Communications & EMC


1 Internal Photos

Refer to Customer documentation!


5040A SBU




Mainboard Front



Mainboard Back



PSU Front




PSU Back


5016A HLD



HLD Internal



Diplexer Bottom




Diplexer Top



Diplexer Connectors



PA Top



PA Bottom

CSDU



Figure 1 – CSDU-5045 – Front View – ISO



Figure 2 – CSDU-5045 – Rear View – ISO




Figure 3 – CSDU-5045 – Side View – Right



Figure 4 – CSDU-5045 – Side View – Left




Figure 5 – CSDU-5045 – Front View




Figure 6 – CSDU-5045 – Rear View




Figure 7 – CSDU-5045 – Mechanical View - Right




Figure 8 – CSDU-5045 – Mechanical View – Left




Figure 9 – CSDU-5045 – Processor Board – Top




Figure 10 – CSDU-5045 – Processor Board – Bottom




Figure 11 – CSDU-5045 – Processor Board – Radio Modules

HELGA




Figure 1: LGA-5005 top view




Figure 2: LGA-5005 bottom view




Figure 3: LGA-5005 - Mechanical View




Figure 4: LGA-5005 Main Board – Top View




Figure 5: LGA-5005 Main Board – Bottom View

2 Document history

Version	Applied changes	Date of release
	Initial release	2021-08-20