User Guide for the LTD-BK1110

Product: LTE_WCDMA Wireless Modem

Model name: LTD-BK1110

Table of Contents

- 1. Overview
- 2. Major features
- 3. Interface
- 4. Electrical specifications
- 5. RF specifications
- 6. Mechanical specifications
- 7. General specifications
- 8. Connectors
- 9. RFx information
- 10. Approbation FCC



The LTD-BK1110 is a personal mobile communication device that incorporates the latest compact radio technology, including smaller and lighter components and support for WCDMA(850/1900MHz) bands and LTE(700/850/1700/1900/2700 MHz). This device acts as the vehicle's telematics system and connects to WCDMA (HSPA+) and LTE wireless networks and wireless modules to allow voice and data communication. Furthermore, this device can operate on land and water as well as other similar areas.

In LTE mode, the device provides uplink speeds of up to 50 Mbps and downlink speeds of up to 150 Mbps for seamless transfer of data such as movies and video calls. The device also supports the transfer of large amounts of data.

The device communicates with the host system via a standard RS-232 or USB port, and AT commands and control commands can be used to send data. Voice calls are also possible.



	Dimensions	34 x 40 x 3.5 mm (L x W x T) (Tolerance – width, length : TBD)	
	Weight	TBD g (max)	
Mechanical	Interface	USB, general purpose I/O pins	
	Temperature*	Operation: -20 ℃ - +70 ℃ Storage: -40 ℃ - +85 ℃	
	Main chipset	MDM9628	
	Memory	4Gb(NAND) / 1Gb(SDRAM)	
Technology	Standard	WCDMA (HSPA+) - DL Speed : 14.4 Mbps - UL Speed : 5.76 Mbps LTE - DL Speed : 150 Mbps - UL Speed : 50 Mbps	
	Band	WCDMA B2, B5 LTE B2, B4, B5, B12(17), B7	
	Power	WCDMA : Typ. 24dBm (Power Class 3) LTE : Typ. 23dBm (Power Class 3)	
ETC	DC power	4 V	
EIC	Functions	Voice, data, SMS	



3.1 LGA Pad Layout (Top View)

and eve and	
22 00 235 00 00 00 00 00 00 00 00 00 00 00 00 00	e e
29 ea	00
15 cm	
27 🚾 ext	DARE, ANT
18 <u>cua</u> cua	
23 <mark></mark>	ee
24 <u>ca</u> ca cu: cu: cu cu cu cu cu cu	
²³ ea	ee.
22 vie die die die die die die die die die d	
10 cm	
	acus.
5 (100) 5 (
	acara active const
5 <mark>cua ua cata da satura uana, uana, uana, satura satura satura da tata da cua uana, satura satur</mark>	<u>ee</u>
4 2012 12 DO USC DO UNE UNE UNE DO	
	nacî ^r
	N C
	A8 000
Eiguro 1 I CA Din mon	

Figure 1. LGA Pin map



3.2 Pin description

PAD.	NAME	DIRECTION	DESCRIPTION
Antenna In	terface Pads		
C21	MAIN_ANT	Input/Output	RF Main Antenna
AC21	DIV_ANT	Input	RF Diversity Antenna
AE17	GNSS_ANT	Input	GNSS Antenna
User Interf	ace Pads		
H6	ACC_PWR_ON	Input	ACC_PWR_ON
15	ВООТ_ОК	Output	BOOT_OK
H4	MSG**	Output	MSG
G3	168H_END**	Output	Remote standby mode end
F20	MAIN_ANT_DTC_EN*,**	Output	Main ANT Detect Enable
Z20	DIV_ANT_DTC_EN**	Output	Diversity ANT Detect Enable
17	SPI_LEVEL_SHIFT_EN*	Output	SPI LEVEL SHIFT Enable
AD4	ETHERNET_DCDC_ENABLE**	Output	Ethernet power enable
F6	GPIO1*	Output	General purpose I/O
E5	GPIO2*	output	General purpose I/O
L6	GPIO3**		General purpose I/O
N6	GPIO4**	Input/Output	General purpose I/O
ADC Interfa	ace Pads		
E19	ADC1	Input	ADC Convertor input for main antenna detect
AA19	ADC2	Input	ADC Convertor input for diversity antenna detect
PCM Interf	ace Pads	1	
W3	PCM_EN**	Output	PCM 3.3 Level Shifter Enable
X2	PCM_CLK*,**	Input	PCM Clock
W1	PCM_SYNC	Input	PCM Frame Sync
Y3	PCM_DIN	Input	PCM Data In
Y1	PCM_DOUT**	Output	PCM Data Out
JTAG Pin D	escription	•	
AC7	MDM_JTAG_TMS	Input	JTAG mode select input
AD8	MDM_JTAG_PS_HOLD	input	JTAG PS HOLD detect
AD6	MDM_JTAG_TDI	Input	JTAG data input
AE7	MDM_JTAG_TRST_N	Input	JTAG reset for debug
AB6	MDM_JTAG_TDO	Output	JTAG debugging
AB8	MDM_JTAG_TCK	Input	JTAG clock input
AE9	MDM_JTAG_SRST_N	Input	JTAG reset
USB Interfa	ace Pads		
N2	USB_HS_DM	Input/Output	USB high speed data (minus)
M1	USB_HS_DP	Input/Output	USB high speed data (plus)
К1	USB_VBUS	Input	USB power
L2	USB_ID	Input	USB ID
SDIO Interf	ace Pads		



SDC_CLK Output Secure digital controller clock Q1 SDC_CMD Output Secure digital controller clock R2 SDC_DATA0** Input/Output Secure digital controller data bit 0 R2 SDC_DATA1** Input/Output Secure digital controller data bit 2 Q3 SDC_DATA3 Input/Output Secure digital controller data bit 3 SGMMI Interface Pads Input/Output Secure digital controller data bit 3 SGMMI Interface Pads Unput Ethernet PHY reset or UIM2 reset AA11 EPHY_INT_N or UIM2_RESET Output Ethernet PHY reset or UIM2 reset AB10 GNU Ground Ground Ground X10 SGMILRX_P Input SGMII receive - plus SGMII receive - ninus X10 SGMIL_TX_M Output SGMII receive - ninus ZIO Y11 SGMIL_TX_M Output SGMII receive - ninus ZIO Y11 SGMIL_TX_M Output SGMII receive - ninus ZIO S5 SPI_MOSI Output SGMII receive - ninus ZIO S6 SPI_MOSI Output SPI Serial Output	C1		Qutaut	Cogura digital controller de de
T2 SDC_DATA0** Input/Output Secure digital controller data bit 0 R2 SDC_DATA1** Input/Output Secure digital controller data bit 1 S3 SDC_DATA2 Input/Output Secure digital controller data bit 2 Q3 SDC_DATA3 Input/Output Secure digital controller data bit 3 SGMMIInterface Pads Input/Output Secure digital controller data bit 3 AA11 EPHY_IRST_N or UIM2_RESET Output Ethernet PHY interrupt or UIM2 DETECT AB10 GAMI_DATA or UIM2_CLK Input/ SGMII prevent of Ground Ground X10 SGMII_RX_P Input SGMII interceive - plus W111 SGMII_TX_M Output SGMII transmit - plus Y11 SGMII_TX_P Output SGMII transmit - ninus AC11 SGMII_TX_P Output SGMII transmit - ninus S5 SPI_NECLK** Output SPI Serial Output Q5				
R2 SDC_DATA1** Input/Output Secure digital controller data bit 1 S3 SDC_DATA2 Input/Output Secure digital controller data bit 2 Q3 SDC_DATA3 Input/Output Secure digital controller data bit 3 SGMMI Interface Pads Input/Output Secure digital controller data bit 3 AA11 EPHY_RST_Nor UIM2_RESET Output Ethernet PHY interrupt or UIM2 DETECT AB10 SGMII_DATA or UIM2_LK Input/Output SGMI input Output data or UIM2_CLK AD10 GND Ground Ground X10 SGMI_RX_P Input SGMII receive - plus W11 SGMII_RX_P Output SGMII transmit - plus Y11 SGMI_RX_P Output SGMII transmit - nlus AC11 SGMI_CLK or UIM2_DATA** Input/Output SGMII transmit - nlus AC11 SGMI_CLK or UIM2_DATA** Input/Output SGMII receive - nlus S5 SPL_MOSI Output SFI SPLOKA SGMII receive - nlus S5 SPL_MSD Input SGMII ransmit - nlus SGMII receive - nlus S5 SPL_MSIS Output SPI Serial Output <t< td=""><td></td><td></td><td></td><td></td></t<>				
S3 SDC_DATA2 Input/Output Secure digital controller data bit 2 Q3 SDC_DATA3 Input/Output Secure digital controller data bit 3 SGMUIInterface Pads Input/Output Secure digital controller data bit 3 AA11 EPHY_RST_N or UIM2_RESET Output Ethernet PHY reset or UIM2 perset AB10 SGMIL_DATA or UIM2_CLK Input Ethernet PHY interrupt or UIM2_DETECT AB10 GND Ground Ground X10 SGMII_RX_P Input SGMII receive - plus W11 SGMII_TX_M Output SGMII treasmit - plus Y11 SGMII_TX_M Output SGMII receive - minus Z10 SGMII_CLK or UIM2_DATA** Input/Output SGMII transmit - minus AC11 SGMII_CLK or UIM2_DATA** Input/Output SGMII transmit - minus SGMII_CLK or UIM2_DATA** Input/Output SGMII clock or UIM2_DATA SPI Interface Pads SI CLK** Output SPI serial Output S5 SPI_MISO Input MICOM -> LGA SPI interrupt Q5 SPI_INTERRUPT Input UART2 reasmit data N4 UART2_TX			<u> </u>	
Q3 SDC_DATA3 Input/Output Secure digital controller data bit 3 SGMMI Interface Pads				
SGMMI Interface Pads Output Ethermet PHY reset or UIM2 reset AA11 EPHY_RST_N or UIM2_RESET Output Ethermet PHY interrupt or UIM2 DETECT AB10 SGMII_DATA or UIM2_CLK Input/Output SGMII input Output data or UIM2_CLK AD10 GND Ground Ground X10 SGMII_RX_P Input SGMII receive - plus W11 SGMII_RX_P Input SGMII receive - minus Z10 SGMII_TX_P Output SGMII transmit - plus Y11 SGMII_CLK or UIM2_DATA** Input/Output SGMII clock or UIM2_DATA S6MI_TX_P Output SGMII clock or UIM2_DATA SGMII clock Y11 SGMI_CLK or UIM2_DATA** Input/Output SGMII clock or UIM2_DATA SFI SFI_MOSI Output SPI Serial Output SFI AC11 SGMII_TX_P Output SPI Serial Clock G R6 SPI_CL** Output SPI Serial Clock G R6 SPI_LINTERUPT Input MICOM → LGA SPI interrupt UART1 UART2_RX Input UART2 Receive data M5 UART1_RX				
AA11EPHY_RST_N or UIM2_RESETOutputEthernet PHY reset or UIM2 resetAE11EPHY_INT_N or UIM2_DETECTInputEthernet PHY interrupt or UIM2 DETECTAB10SGMII_DATA or UIM2_CLKInput/OutputSGMII input Output data or UIM2_CLKAD10GNDGroundGroundX10SGMII_RX_PInputSGMII receive - plusW11SGMII_RX_MInputSGMII receive - plusW11SGMII_TX_MOutputSGMII rensmit - plusZ10SGMII_TX_MOutputSGMII ransmit - plusY11SGMII_CLK or UIM2_DATA**Input/OutputSGMII clock or UIM2_DATAY11SGMII_CLK or UIM2_DATA**Input/OutputSFI Serial OutputAC11SFI_CLK**OutputSPI Serial OutputT6SPI_CLK**OutputSPI Serial ClockR6SPI_MISOInputMICOM → LGA SPI interruptUARTIInterface PadsUART2_Transmit dataMICOM → LGA SPI interruptUART1Interface PadsUART2_TXOutputSPI Serial inputQ5SPI_MISOInputUART2 Receive dataK5UART1_RXInputUART2 Receive dataK5UART1_RXInputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputDebug UART5 Receive dataK5UART1_RXInputDetection of an external UIM cardG1UIM1_PRESENTInputDetection of an external UIM cardF2VREG_L6_UIM1Outpu			Input/Output	Secure digital controller data bit 3
AE11 EPHY_INT_N or UIM2_DETECT Input Ethernet PHY interrupt or UIM2_DETECT AB10 SGMII_DATA or UIM2_CLK Input/Output SGMII input Output data or UIM2_CLK AD10 GND Ground Ground X10 SGMII, RX_P Input SGMII receive - plus W11 SGMII, RX_M Input SGMII receive - minus Z10 SGMII, TX_M Output SGMII transmit - plus Y11 SGMII, CLK or UIM2_DATA** Input/Output SGMII clock or UIM2_DATA SFI SGMII, CLK or UIM2_DATA** Input/Output SGMII clock or UIM2_DATA SPI Interface Pads SS SPI_MOSI Output SPI Serial Output S5 SPI_MOSI Output SPI Serial Output SPI serial Input Q5 SPI_SISO Input SPI Serial Input UART2_TX Q5 SPI_MISO Input MICOM → LGA SPI interrupt UART1 receive data N4 UART2_TX Output UART2 ransmit data Input UART1_RX Input Q5 UART1_TX** Output Debug UARTS Transmit Data L4 UART1_RX Input			-	
AB10SGMII_DATA or UIM2_CLKInput/OutputSGMII input Output data or UIM2_CLKAD10GNDGroundX10SGMII_RX_PInputSGMII receive - plusW11SGMII_RX_MInputSGMII receive - minusZ10SGMII_TX_POutputSGMII transmit - plusY11SGMII_CLK or UIM2_DATA**Input/OutputSGMII transmit - plusAC11SGMII_CLK or UIM2_DATA**Input/OutputSGMII clock or UIM2_DATAS5SPI_MOSIOutputSPI Serial OutputT6SPI_CLK**OutputSPI Serial ClockR6SPI_CLK**OutputSPI Serial InputQ5SPI_INTERRUPTInputMICOM -> LGA SPI interruptUART1_TRACE PadsUART2_TXOutputQ5SPI_INTERRUPTInputUART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_RXInputUART6 Receive dataUSINITERCEPT*InputDetection of an external UIM cardL4UIM1_CK**OutputReset Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardE1UIM1_DATA**Input/OutputData connection with an external UIM cardE2GNDGroundGroundA1GNDGroundGroundC1GNDGroundGround				
AD10 GND Ground X10 SGMIL_RX_P Input SGMII receive - plus W11 SGMII_RX_M Input SGMII receive - ninus Z10 SGMII_TX_M Output SGMII transmit - plus Y11 SGMII_TX_P Output SGMII transmit - ninus AC11 SGMII_CLK or UIM2_DATA** Input/Output SGMII transmit - minus AC11 SGMII_CLK or UIM2_DATA** Input/Output SGMII transmit - minus AC11 SGMII_CLK or UIM2_DATA** Input/Output SGMII transmit - minus AC11 SGMII_CLK or UIM2_DATA** Input/Output SGMII transmit - minus AC11 SGMII_CLK or UIM2_DATA** Input/Output SGMII transmit - minus SS SPI_MOSI Output SPI Serial Output SGMI transmit - minus T6 SPI_CLK** Output SPI Serial input QS Q5 SPI_INTERRUPT Input MICOM -> LGA SPI interrupt UART1_TRX Output UART2 ransmit data QL N4 UART2_RX Input Debug UART5 Transmit Data L4 UART3_RX Input				
X10SGMII_RX_PInputSGMII receive - plusW11SGMII_RX_MInputSGMII receive - minusZ10SGMII_TX_MOutputSGMII transmit - plusY11SGMII_TX_POutputSGMII transmit - minusAC11SGMII_CLK or UIM2_DATA**Input/OutputSGMII clock or UIM2_DATASPIInterface PadsSFSPI_MOSIOutputSFSPI_CLK**OutputSPI Serial OutputT6SPI_CS_NOutputSPI Serial ClockR6SPI_CS_NOutputSPI Serial inputQ5SPI_INTERRUPTInputMICOM → LGA SPI interruptUART1tterface PadsMICOM → LGA SPI interruptUART2_TXOutputUART2 Transmit dataM5UART2_TXOutputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputUART6 Transmit dataP4UART3_RXInputUART6 Transmit dataUSIMIterface PadsUUClock Output to an external UIM cardG5UART3_TX**OutputClock Output to an external UIM cardF1UIM1_DATA**OutputReset Output to an external UIM cardF2VREG_L6_UIM1OutputSuppl Output for an external UIM cardF2VREG_L6_UIM1OutputSuppl Output for an external UIM cardF2GNDGroundGroundC1GNDGroundGround			Input/Output	
W11SGMII_RX_MInputSGMII receive -minusZ10SGMII_TX_MOutputSGMII transmit - plusY11SGMII_TX_POutputSGMII transmit - minusAC11SGMII_CLK or UIM2_DATA**Input/OutputSGMII clock or UIM2_DATASPI Interface PadsSGMII clock or UIM2_DATASGMII clock or UIM2_DATAS5SPI_MOSIOutputSPI Serial OutputT6SPI_CLK**OutputSPI Serial ClockR6SPI_CS_NOutputSPI Serial ClockU5SPI_INTERRUPTInputMICOM → LGA SPI interruptUART1_Tterface PadsUART2_TXOutputUART2_RXInputUART2 Transmit dataM5UART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Receive dataUSIMInterface PadsUIM1_CLK**OutputClock Output to an external UIM cardH2UIM1_DATA**InputDetection of an external UIM cardE1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupplyOutput for an external UIM cardF2GNDGroundGroundC1GNDGroundGround				
Z10SGMII_TX_MOutputSGMII transmit - plusY11SGMII_TX_POutputSGMII transmit - minusAC11SGMII_CLK or UIM2_DATA**Input/OutputSGMII clock or UIM2_DATASPI InterfacePadsSPI Serial OutputSPI Serial OutputT6SPI_CLK**OutputSPI Serial OutputQ5SPI_MISOInputSPI Serial ClockUSSSPI_MISOInputSPI Serial inputQ5SPI_INTERRUPTInputMICOM \rightarrow LGA SPI interruptUART2_RCOutputUART2 Transmit dataN4UART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_RXInputUART6 Transmit dataP4UART3_RXInputUART6 Receive dataUSINInterface PadsUIM1_PRESENTInputDetection of an external UIM cardH2UIM1_RESET**OutputClock Output to an external UIM cardF1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardF2VREG_L6_UIM1OutputGroundA1GNDGroundGroundC1GNDGroundGround		SGMII_RX_P	Input	SGMII receive - plus
Y11SGMII_TX_POutputSGMII transmit -minusAC11SGMII_CLK or UIM2_DATA**Input/OutputSGMII clock or UIM2_DATASPI InterfacePadsS5SPI_MOSIOutputSPI Serial OutputT6SPI_CLK**OutputSPI Serial ClockR6SPI_CS_NOutputSPI Serial ClockU5SPI_MISOInputSPI Serial inputQ5SPI_INTERRUPTInputMICOM \rightarrow LGA SPI interruptUARTI_TINEFface PadsUART2_TXOutputUART2 Transmit dataM5UART2_TXOutputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Receive dataUSINInterface PadsUART3_RXInputUART6 Receive dataU11_CLK**OutputDetection of an external UIM cardH2UIM1_PRESENTInputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardF2VREG_L6_UIM1OutputGroundA1GNDGroundGroundC1GNDGroundGround	W11	SGMII_RX_M	Input	SGMII receive -minus
AC11 SGMIL_CLK or UIM2_DATA** Input/Output SGMIL clock or UIM2_DATA SPI Interface Pads S5 SPI_MOSI Output SPI Serial Output T6 SPI_CLK** Output SPI Serial Clock R6 SPI_CS_N Output SPI Serial input U5 SPI_MISO Input SPI Serial input Q5 SPI_INTERRUPT Input MICOM → LGA SPI interrupt UART2_TX Output UART2 Transmit data N4 UART2_RX Input UART2 Receive data K5 UART1_RX Output Debug UART5 Transmit Data L4 UART1_RX Input Debug UART5 Receive Data 05 UART3_TX** Output UART6 Receive data USIMInterface Pads Input UART6 Receive data 13 UIM1_PRESENT Input Detection of an external UIM card H2 UIM1_CLK** Output Reset Output to an external UIM card E1 UIM1_RESET** Output Reset Output to an external UIM card F2 VREG_L6_UIM1 Output Supply Output for an external UIM card <td>Z10</td> <td>SGMII_TX_M</td> <td>Output</td> <td>SGMII transmit - plus</td>	Z10	SGMII_TX_M	Output	SGMII transmit - plus
SPI Interface PadsS5SPI_MOSIOutputSPI Serial OutputT6SPI_CLK**OutputSPI Serial ClockR6SPI_CS_NOutputSPI Chip SelectU5SPI_MISOInputSPI Serial inputQ5SPI_INTERRUPTInputMICOM \rightarrow LGA SPI interruptUART Interface PadsM5UART2_TXOutputUART2 Transmit dataN4UART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Transmit dataP4UART3_RXInputDetection of an external UIM cardH2UIM1_PRESENTInputDetection of an external UIM cardH2UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundGroundA1GNDGroundGround	Y11	SGMII_TX_P	Output	SGMII transmit -minus
S5SPL_MOSIOutputSPI Serial OutputT6SPL_CLK**OutputSPI Serial ClockR6SPL_CS_NOutputSPI Chip SelectU5SPL_MISOInputSPI Serial inputQ5SPL_INTERRUPTInputMICOM \rightarrow LGA SPI interruptUART Interface PadsM5UART2_TXOutputUART2 Transmit dataN4UART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Receive dataWSIMInterface PadsUUART3_RXInputDetection of an external UIM cardP4UART3_RXInputUSIMInterface PadsUI3UIM1_PRESENTI3UIM1_PRESENTI4OutputClock Output to an external UIM cardE1UIM1_DATA**Input/OutputB2VREG_L6_UIM1OutputOutputSupply Output for an external UIM cardF2VREG_L6_UIM1OutputD2GNDGroundA1GNDGroundC1GNDGround	AC11	SGMII_CLK or UIM2_DATA**	Input/Output	SGMII clock or UIM2_DATA
T6 SPI_CLK** Output SPI Serial Clock R6 SPI_CS_N Output SPI Chip Select U5 SPI_MISO Input SPI Serial input Q5 SPI_INTERRUPT Input MICOM → LGA SPI interrupt UART Interface Pads M5 UART2_TX Output UART2 Transmit data N4 UART2_RX Input UART2 Receive data K5 UART1_TX** Output Debug UART5 Transmit Data L4 UART1_RX Input Debug UART5 Receive Data O5 UART3_TX** Output UART6 Transmit data P4 UART3_RX Input UART6 Receive data USIM Interface Pads Input UART6 Receive data I3 UIM1_PRESENT Input Detection of an external UIM card F1 UIM1_RESET** Output Reset Output to an external UIM card G1 UIM1_DATA** Input/Output Data connection with an external UIM card F2 VREG_L6_UIM1 Output Supply Output for an external UIM card E3 GND Ground Ground	SPI Interfac	ce Pads		
R6SP_CS_NOutputSPI Chip SelectU5SPI_MISOInputSPI Serial inputQ5SPI_INTERRUPTInputMICOM → LGA SPI interruptUART Interface PadsM5UART2_TXOutputUART2 Transmit dataN4UART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Transmit dataP4UART3_RXInputDetection of an external UIM cardH2UIM1_PRESENTInputDetection of an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputGroundD2GNDGroundGroundA1GNDGroundGround	S5	SPI_MOSI	Output	SPI Serial Output
U5SPI_MISOInputSPI Serial inputQ5SPI_INTERRUPTInputMICOM → LGA SPI interruptUARTInterface PadsM5UART2_TXOutputUART2 Transmit dataN4UART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Transmit dataP4UART3_RXInputUART6 Receive dataUSIM Interface PadsInputDetection of an external UIM cardH2UIM1_PRESENTInputDetection of an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardF3GNDGroundGroundA1GNDGroundC1GNDGround	T6	SPI_CLK**	Output	SPI Serial Clock
Q5SPI_INTERRUPTInputMICOM → LGA SPI interruptUART Interface PadsM5UART2_TXOutputUART2 Transmit dataN4UART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Transmit dataP4UART3_RXInputUART6 Receive dataUSIM Interface PadsUIM1_PRESENTInputDetection of an external UIM cardH2UIM1_CLK**OutputClock Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardG2GNDGroundGroundA1GNDGroundGroundC1GNDGroundGround	R6	SPI_CS_N	Output	SPI Chip Select
UART Interface PadsM5UART2_TXOutputUART2 Transmit dataN4UART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Transmit dataP4UART3_RXInputUART6 Receive dataUSIM Interface PadsI3UIM1_PRESENTInputL4UIM1_CLK**OutputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundA1GNDGroundC1GNDGround	U5	SPI_MISO	Input	SPI Serial input
M5UART2_TXOutputUART2 Transmit dataN4UART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Transmit dataP4UART3_RXInputUART6 Receive dataUSIM Interface PadsI3UIM1_PRESENTInputDetection of an external UIM cardH2UIM1_CLK**OutputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundA1GNDGroundC1GNDGround	Q5	SPI_INTERRUPT	Input	$MICOM \to LGA SPI interrupt$
N4UART2_RXInputUART2 Receive dataK5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Transmit dataP4UART3_RXInputUART6 Receive dataUSIM Interface PadsI3UIM1_PRESENTInputDetection of an external UIM cardH2UIM1_CLK**OutputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardD2GNDGroundGroundA1GNDGroundGroundC1GNDGroundGround	UART Inter	face Pads		
K5UART1_TX**OutputDebug UART5 Transmit DataL4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Transmit dataP4UART3_RXInputUART6 Receive dataUSIM Interface PadsI3UIM1_PRESENTInputDetection of an external UIM cardH2UIM1_CLK**OutputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardD2GNDGroundGroundA1GNDGroundGroundC1GNDGroundGround	M5	UART2_TX	Output	UART2 Transmit data
L4UART1_RXInputDebug UART5 Receive DataO5UART3_TX**OutputUART6 Transmit dataP4UART3_RXInputUART6 Receive dataUSIM Interface PadsI3UIM1_PRESENTInputDetection of an external UIM cardH2UIM1_CLK**OutputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardD2GNDGroundGroundA1GNDGroundGroundC1GNDGroundGround	N4	UART2_RX	Input	UART2 Receive data
O5UART3_TX**OutputUART6 Transmit dataP4UART3_RXInputUART6 Receive dataUSIM Interface PadsI3UIM1_PRESENTInputDetection of an external UIM cardH2UIM1_CLK**OutputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundGroundD2GNDGroundGroundC1GNDGroundGround	K5	UART1_TX**	Output	Debug UART5 Transmit Data
P4UART3_RXInputUART6 Receive dataUSIM Interface PadsI3UIM1_PRESENTInputDetection of an external UIM cardH2UIM1_CLK**OutputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundD2GNDGroundA1GNDGroundC1GNDGround	L4	UART1_RX	Input	Debug UART5 Receive Data
USIM Interface PadsI3UIM1_PRESENTInputDetection of an external UIM cardH2UIM1_CLK**OutputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundD2GNDGroundA1GNDGroundC1GNDGround	05	UART3_TX**	Output	UART6 Transmit data
I3UIM1_PRESENTInputDetection of an external UIM cardH2UIM1_CLK**OutputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundD2GNDGroundA1GNDGroundC1GNDGround	P4	UART3_RX	Input	UART6 Receive data
H2UIM1_CLK**OutputClock Output to an external UIM cardE1UIM1_RESET**OutputReset Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundD2GNDGroundA1GNDGroundC1GNDGround	USIM Interf	face Pads		
E1UIM1_RESET**OutputReset Output to an external UIM cardG1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundD2GNDGroundA1GNDGroundC1GNDGround	13	UIM1_PRESENT	Input	Detection of an external UIM card
G1UIM1_DATA**Input/OutputData connection with an external UIM cardF2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundD2GNDGroundA1GNDGroundC1GNDGround	H2	UIM1_CLK**	Output	Clock Output to an external UIM card
F2VREG_L6_UIM1OutputSupply Output for an external UIM cardE3GNDGroundD2GNDGroundA1GNDGroundC1GNDGround	E1	UIM1_RESET**	Output	Reset Output to an external UIM card
E3 GND Ground D2 GND Ground A1 GND Ground C1 GND Ground	G1	UIM1_DATA**	Input/Output	Data connection with an external UIM card
D2 GND Ground A1 GND Ground C1 GND Ground	F2	VREG_L6_UIM1	Output	Supply Output for an external UIM card
A1 GND Ground C1 GND Ground	E3	GND		Ground
C1 GND Ground	D2	GND		Ground
	A1	GND		Ground
	C1	GND		Ground
B2 GND Ground	B2	GND		Ground
HSIC Pin Description	HSIC Pin De	escription	·	
AB2 HSIC_DATA Input/Output HSIC data		-	Input/Output	HSIC data
AC1 HSIC_STB Input/Output HSIC Strobe signal	AC1		·	HSIC Strobe signal
AD2 NC No Connect				-
AE1 NC No Connect		NC		
DSRC Pin Description			• 	

Table 1. F	Pin desc	riptions
------------	----------	----------



Y7		la a sta	
	COEX_UART_RX*	Input	LTE receiver sync for coexistence with UART
Z6	COEX_UART_TX**	Output	LTE transmitter sync for coexistence with UART
X4	RFCLK2_QCA	Output	Low noise RF clock Output
AA3	WLAN_EN_DSRC	Output	WLAN DSRC Enable
X6	DSRC_SLP_CLK	Output	DSRC sleep clock
Y5	WLAN_3V_EN_DSRC	Output	Used for WLAN enable
Z4	DSRC_PPS**	Input/Output	Pulse Per Second
X8	MDM2AP_INT_N**	Output	MDM to AP interrupt
Z8	AP2MDM_INT_N	Input	AP to MDM interrupt
	Description	-	
A3	LGA_PHONE_ON_N	Input	ON/OFF Control
B4	MDM_RESOUT_N	Output	Reset Output
C3	LGA_RESIN_N	Input	External Reset Input
-	ply Pin Description		
A17	VPH_PWR for PAM	Input	power supply (4.0V)
B16	VPH_PWR for PAM	Input	power supply (4.0V)
A15	VPH_PWR for PAM	Input	power supply (4.0V)
B14	VPH_PWR for PAM	Input	power supply (4.0V)
A9	VPH_PWR for PMIC	Input	power supply (4.0V)
B8	VPH_PWR for PMIC	Input	power supply (4.0V)
A7	VPH_PWR for PMIC	Input	power supply (4.0V)
C7	VPH_PWR for PMIC	Input	power supply (4.0V)
Voltage Re	ference Pin Description		
C9	VREG_L11_1P8	Output	LDO out for 1.8V pull up
D8	VREG_L11_1P8	Output	LDO out for 1.8V pull up
AE3	Voltage Reference for SGMII (VREG_L5_UIM2) – Ethernet IO전압	Output	Ethernet I/O voltage
	level		
NC Pads			
NC Pads			No Connect
	level		No Connect No Connect
G9	level NC		
G9 B12	NC NC		No Connect
G9 B12 I9	Ievel NC NC NC		No Connect No Connect
G9 B12 I9 G7	Ievel NC NC NC NC NC		No Connect No Connect No Connect
G9 B12 I9 G7 C5	Ievel NC NC NC NC NC NC NC		No ConnectNo ConnectNo ConnectNo Connect
G9 B12 I9 G7 C5 D4	Ievel NC NC NC NC NC NC NC		No ConnectNo ConnectNo ConnectNo Connect
G9 B12 I9 G7 C5 D4 GND Pads	Ievel NC NC NC NC NC NC NC NC		No Connect No Connect No Connect No Connect No Connect
G9 B12 I9 G7 C5 D4 GND Pads A21	Ievel NC NC NC NC NC NC GND		No Connect No Connect No Connect No Connect No Connect Ground
G9 B12 I9 G7 C5 D4 GND Pads A21 E21	Ievel NC NC NC NC NC NC GND GND		No Connect No Connect No Connect No Connect No Connect Ground Ground
G9 B12 I9 C5 D4 GND Pads A21 E21 G21	Ievel NC NC NC NC NC NC GND GND GND GND		No Connect No Connect No Connect No Connect No Connect Ground Ground Ground
G9 B12 I9 C5 D4 GND Pads A21 E21 G21 I21	Ievel NC NC NC NC NC NC GND GND GND GND GND GND		No Connect No Connect No Connect No Connect Ground Ground Ground Ground Ground
G9 B12 I9 G7 C5 D4 GND Pads A21 E21 G21 I21 K21	Ievel NC NC NC NC NC NC GND GND GND GND GND GND GND GND GND		No Connect No Connect No Connect No Connect Ground Ground Ground Ground Ground Ground Ground Ground
G9 B12 I9 C5 D4 GND Pads A21 E21 G21 I21 K21 K21 M21 O21	Ievel NC NC NC NC NC NC GND		No Connect No Connect No Connect No Connect Ground
G9 B12 I9 G7 C5 D4 GND Pads A21 E21 G21 I21 I21 K21 M21	Ievel NC NC NC NC NC NC GND		No Connect No Connect No Connect No Connect Ground Ground



W21	GND	Ground
Y21	GND	Ground
AA21	GND	Ground
AE21	GND	Ground
B20	GND	Ground
D20	GND	Ground
H20	GND	Ground
J20	GND	Ground
L20	GND	Ground
N20	GND	Ground
P20	GND	Ground
R20	GND	Ground
T20	GND	Ground
V20	GND	Ground
X20	GND	Ground
AB20	GND	Ground
AD20	GND	Ground
A19	GND	Ground
C19	GND	Ground
G19	GND	Ground
119	GND	Ground
K19	GND	Ground
M19	GND	Ground
019	GND	Ground
Q19	GND	Ground
S19	GND	Ground
U19	GND	Ground
W19	GND	Ground
Y19	GND	Ground
AC19	GND	Ground
AE19	GND	Ground
B18	GND	Ground
D18	GND	Ground
F18	GND	Ground
H18	GND	Ground
J18	GND	Ground
L18	GND	Ground
N18	GND	Ground
P18	GND	Ground
R18	GND	Ground
T18	GND	Ground
V18	GND	Ground
X18	GND	Ground
Z18	GND	Ground
AB18	GND	Ground
AD18	GND	Ground
1.010		Ground



		 r
C17	GND	Ground
E17	GND	Ground
G17	GND	Ground
117	GND	Ground
K17	GND	Ground
M17	GND	Ground
017	GND	Ground
Q17	GND	Ground
S17	GND	Ground
U17	GND	Ground
W17	GND	Ground
Y17	GND	Ground
AA17	GND	Ground
AC17	GND	Ground
D16	GND	Ground
F16	GND	Ground
H16	GND	Ground
J16	GND	Ground
L16	GND	Ground
N16	GND	Ground
P16	GND	Ground
R16	GND	Ground
T16	GND	Ground
V16	GND	Ground
X16	GND	Ground
Z16	GND	Ground
AB16	GND	Ground
AD16	GND	Ground
C15	GND	Ground
E15	GND	Ground
G15	GND	Ground
115	GND	Ground
W15	GND	Ground
Y15	GND	Ground
AA15	GND	Ground
AC15	GND	Ground
AE15	GND	Ground
D14	GND	Ground
F14	GND	Ground
H14	GND	Ground
X14	GND	Ground
Z14	GND	Ground
AB14	GND	Ground
AD14	GND	Ground
A13	GND	Ground



E13	GND	Ground
G13	GND	Ground
113	GND	Ground
W13	GND	Ground
Y13	GND	Ground
AA13	GND	Ground
AC13	GND	Ground
AE13	GND	Ground
D12	GND	Ground
F12	GND	Ground
H12	GND	Ground
X12	GND	Ground
Z12	GND	Ground
AB12	GND	Ground
AD12	GND	Ground
A11	GND	Ground
C11	GND	Ground
E11	GND	Ground
G11	GND	Ground
111	GND	Ground
B10	GND	Ground
D10	GND	Ground
F10	GND	Ground
H10	GND	Ground
E9	GND	Ground
W9	GND	Ground
Y9	GND	Ground
AA9	GND	Ground
AC9	GND	Ground
F8	GND	Ground
H8	GND	Ground
E7	GND	Ground
W7	GND	Ground
AA7	GND	Ground
B6	GND	Ground
D6	GND	Ground
J6	GND	Ground
P6	GND	Ground
V6	GND	Ground
A5	GND	Ground
W5	GND	Ground
AA5	GND	Ground
AC5	GND	Ground
AE5	GND	Ground
F4	GND	Ground
J4	GND	Ground



R4	GND	Ground
T4	GND	Ground
V4	GND	Ground
AB4	GND	Ground
K3	GND	Ground
M3	GND	Ground
03	GND	Ground
U3	GND	Ground
AC3	GND	Ground
J2	GND	Ground
P2	GND	Ground
V2	GND	Ground
Z2	GND	Ground
1	GND	Ground
01	GND	Ground
U1	GND	Ground
AA1	GND	Ground
GND1	GND	Ground
GND2	GND	Ground
GND3	GND	Ground
GND4	GND	Ground
GND5	GND	Ground
GND6	GND	Ground
GND7	GND	Ground
GND8	GND	Ground
GND9	GND	Ground
GND10	GND	Ground
GND11	GND	Ground
GND12	GND	Ground
N14	GND	Ground
P14	GND	Ground
R14	GND	Ground
M13	GND	Ground
013	GND	Ground
Q13	GND	Ground
S13	GND	Ground
N12	GND	Ground
P12	GND	Ground
R12	GND	Ground
M11	GND	Ground
011	GND	Ground
Q11	GND	Ground
S11	GND	Ground
N10	GND	Ground
P10	GND	Ground
R10	GND	Ground
M9	GND	Ground
09	GND	Ground
Q9	GND	Ground
S9	GND	Ground
N8	GND	Ground
P8	GND	Ground
R8	GND	Ground
G5	GND	Ground

3.3 USB

This device supports universal serial bus (USB) connections for high-speed data communication. The relevant hardware satisfies the USB 2.0 specifications and supports maximum communications speeds of 480 Mbps

Pin NO.	Signal Name	Pin I/O (Modem host)	Function Description
M1	USB_D+	Ю	USB Differential data line (+)
N2	USB_D-	IO	USB Differential data line (-)
К1	USB_VBUS	I	USB Power Supply

Table 2. USB Pin descriptions



3.4 Audio

This module includes a PCM interface. The pull-up and pull-down resistors attached to these pin must provide more than 50 Kohm of resistance.

Pin NO.	Signal Name	Pin I/O (Modem host)	Function Description
W1	PCM_SYNC	I	PCM Interface sync
X2	PCM_CLK	Ι	PCM Interface clock
Y1	PCM_TXD	0	PCM Interface digital audio data out
Y3	PCM_RXD	I	PCM Interface digital audio data in

Table 3. PCM Pin descriptions

3.5 User interface

Pin No.	Signal Name	Direction	Function
15	BOOT_OK	0	Indicates that the Modem boot is complete.
C3	RESET_IN	I	Control line to unconditionally restart the module.
H4	MSG	0	Indicates that the Modem receive Urgent message.
G3	168H_END	0	Indicates that the 168hr sleep mode is end.
H6	ACC_ON_SLEEP	I	Control line to power on or 168hr sleep mode.
A3	Phone_ON	I	Control line to power on / off

Table 4. User interface Pin descriptions



4.1 Power supply specifications

The host system provides the power supply (V_BATT)DC 4 V, 2.5 A to the device. The internal power supply module manages the power supplied to the integral circuits and maintains constant voltages. This module also controls each power block to minimize power consumption.

In particular, the PAM (power amplifier module) consumes a lot of power, so it receives a direct power supply of 4 V from the V_BATT. Therefore the V_BATT signal inputs only the supply power of the PAM, even when the absolute rating is higher. In addition, the entire power input module blocks and protects against high surges and ESD in the NAD module.

Pin No.	Signal Name	Direction	MIN	ТҮР	МАХ
A7,C7,B8,A9, B14,A15,B16, A17	VPH_PWR (for PAM / for PMIC	I	3.9 V	4 V	4.1 V

Table 5. Power supply specifications

4.2 Logic level specifications

4.2.1 Digital logic level specifications

Signal Namo	Turne	Lc	w	Hi	gh	Unit	
Signal Name	Туре	Min	Max	Min	Max	Unit	
BOOT_OK	0	0	0.45	1.35	1.8		
RESET_IN	I	-0.3	0.63	1.17	1.8		
MSG	0	0	0.45	1.35	1.8	V	
168H_END	0	0	0.45	1.35	1.8		
ACC_ON_SLEEP		0	0.63	1.17	1.8		

Table 6. Digital logic level specifications



5.1 WCDMA

- 5.1.1 Receiver
- .- Bandwidth : 5MHz
- .- Frequency : 869MHz 894MHz (B5), 1930MHz 1990MHz (B2)
- .- RF to Baseband Direct conversion (Zero IF)
- .- Modulation method : QPSK, 16QAM
- .- Sensitivity : ≤-104dBm (BER = Under 0.1%)
- 5.1.2 Transmitter
- .- Frequency: 824MHz 849MHz (B5), 1850MHz 1910MHz (B2)
- .- Maximum RF Output : Power class3 , 20.3dBm ~ 25.7dBm
- .- Modulation method : QPSK
- .- Baseband to RF Direct conversion (Zero IF)

5.2 LTE

5.2.1 Receiver

.- Bandwidth :

B2/B4/B7 (5 MHz, 10 MHz, 15 MHz, 20 MHz), B5/B12&B17 (5 MHz, 10 MHz).

- Frequency :

B2 (1930 MHz – 1990 MHz), B4 (2110 MHz – 2155 MHz), B5 (869 MHz – 894 MHz), B7(2620 MHz – 2690 MHz) B12&B17 (729 MHz – 746 MHz)

- .- RF to Baseband Direct conversion (Zero IF)
- .- Modulation method : QPSK, 16QAM and 64QAM
- .- Sensitivity :

B2 (≤-94.3dBm @QPSK, BW:10 MHz), B4 (≤-96.3dBm @QPSK, BW:10 MHz), B5 (≤-94.3dBm @QPSK, BW:10 MHz), B7 (≤-94.3dBm @QPSK, BW:10 MHz), B12&B17 (≤-93.3dBm @QPSK, BW:10 MHz)



- 5.2.2 Transmitter
- .- Frequency:
 - B2 (1850 MHz 1910 MHz), B4 (1710 MHz 1755 MHz), B5 (824 MHz – 849 MHz), B7 (2500 MHz – 2570 MHz), B12&B17(699 MHz – 716 MHz)
- .- Maximum RF Output : Power class3 , 20.3dBm ~ 25.7dBm
- .- Modulation method : QPSK and 16QAM
- .- Baseband to RF Direct conversion (Zero IF)



6.1 Environment specifications

- .- Storage temp.: -40 ℃ +85 ℃
- .- Operating temp.: -20 $\,^\circ\!\!\mathbb{C}$ +70 $\,^\circ\!\!\mathbb{C}$
 - (-20 $^\circ\!\!\mathbb{C}$ +70 $^\circ\!\!\mathbb{C}$: 3GPP specifications are satisfied
 - -30 °C -20 °C, +70 °C +80 °C : May cause performance degradation)
- .- Operating humidity: 80% (60 $^{\circ}$ C) relative humidity



6.1 Mechanical dimensions

Dimensions	34 x 40.0 x 3.5 mm (L x W x T) (Tolerance – width, length : TBD)
Weight	TBD grams(max.)

Table 7. Mechanical specification




Figure 2. Mechanical dimension



7.1 WCDMA B5 electrical specifications

					Test Freg		CHANNE	EL
	TE	ST ITEM	Spec.	Test Temperature	uency	4357	4400	4458
1	Maximum	Output Power	20.3~25.7dBm	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
2	•	iency Error	-195 ~ +195Hz	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
3	Inner Loop Powe	er Control in the Uplin k	PASS	Normal	Mid	-	PASS	-
4	Minimum	Output Power	-49dBm ↓	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
5	Occupied B	andwidth (OBW)	5MHz ↓	Normal	Low, Mid, High	PASS	PASS	PASS
		SEM Band1 Offset2. 5-3.5MHz (at Freq+3. 5MHz)	-48.5dBc ↓			PASS	PASS	PASS
6	Spectrum emis	SEM Band1 Offset3. 5-7.5MHz (at Freq+7. 5MHz)	-37.5dBc ↓	Normal	Low, Mid,	PASS	PASS	PASS
,	sion mask	SEM Band1 Offset7. 5-8.5MHz (at Freq+8. 5MHz)	-47.5dBc ↓		High	PASS	PASS	PASS
		SEM Band1 Offset8. 5-12.5MHz	-47.5dBc ↓			PASS	PASS	PASS
7	Adjacent Chan nel Leakage Po	ACLR Offset +5/-5M Hz Rel	-32.2dBc ↓	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
Γ	wer Ratio (ACL R)	ACLR Offset +10/-10 MHz Rel	-42.2dBc ↓	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
8	Error Vector M agnitude(EVM)	EVM at Tx output po wer 24dBm /-18dBm	17.5% ↓	Normal	Low, Mid, High	PASS	PASS	PASS
9	Peak code do main error	PCDE at Tx output p ower 24dBm/-18dBm	-14dB ↓	Normal	Low, Mid, High	PASS	PASS	PASS
		Phase Discontinuity max EVM	17.5% ↓			-	PASS	-
10	Phase Disconti nuity	Phase Discontinuity max Frequency Error	-195~195Hz	Normal	Mid	-	PASS	-
		Phase Discontinuity max 1500Hz	36 degrees ↓			-	PASS	-
11	Reference Sen sitivity Level	Ref Sense Go/No Go I^or=-104dBm/3.84M Hz	BER 0.1% ↓	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
12	Maximum Inpu t Level	Max Input Go/No Go I^or=-25.7dBm/3.84M Hz	BER 0.1% ↓	Normal	Mid	-	PASS	-

Table 8. WCDMA B5 RF specification



7.2 WCDMA B2 electrical specifications

					Test Freg		CHANNE	L
	TE	ST ITEM	Spec.	Test Temperature	uency	9662	9800	9938
1	Maximum	Output Power	20.3~25.7dBm	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
2	•	iency Error	-195 ~ +195Hz	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
3	Inner Loop Powe	er Control in the Uplin k	PASS	Normal	Mid	-	PASS	-
4	Minimum	Output Power	-49dBm ↓	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
5	Occupied B	andwidth (OBW)	5MHz ↓	Normal	Low, Mid, High	PASS	PASS	PASS
		SEM Band1 Offset2. 5-3.5MHz (at Freq+3. 5MHz)	-48.5dBc ↓	Normal Low, Mic High		PASS	PASS	PASS
6	Spectrum emis	SEM Band1 Offset3. 5-7.5MHz (at Freq+7. 5MHz)	-37.5dBc ↓		Low, Mid,	PASS	PASS	PASS
	sion mask	SEM Band1 Offset7. 5-8.5MHz (at Freq+8. 5MHz)	-47.5dBc ↓		High	PASS	PASS	PASS
		SEM Band1 Offset8. 5-12.5MHz	-47.5dBc ↓			PASS	PASS	PASS
7	Adjacent Chan nel Leakage Po	ACLR Offset +5/-5M Hz Rel	-32.2dBc ↓	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
7	wer Ratio (ACL R)	ACLR Offset +10/-10 MHz Rel	-42.2dBc ↓	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
8	Error Vector M agnitude(EVM)	EVM at Tx output po wer 24dBm /-18dBm	17.5% ↓	Normal	Low, Mid, High	PASS	PASS	PASS
9	Peak code do main error	PCDE at Tx output p ower 24dBm/-18dBm	-14dB ↓	Normal	Low, Mid, High	PASS	PASS	PASS
		Phase Discontinuity max EVM	17.5% ↓			-	PASS	-
10	Phase Disconti nuity	Phase Discontinuity max Frequency Error	-195~195Hz	Normal	Mid	-	PASS	-
		Phase Discontinuity max 1500Hz	36 degrees ↓			-	PASS	-
11	Reference Sen sitivity Level	Ref Sense Go/No Go I^or=-104dBm/3.84M Hz	BER 0.1% ↓	Normal, Temp L, Te mp H	Low, Mid, High	PASS	PASS	PASS
12	Maximum Inpu t Level	Max Input Go/No Go I^or=-25.7dBm/3.84M Hz	BER 0.1% ↓	Normal	Mid	-	PASS	-

Table 9. WCDMA B2 RF specification



7.3 LTE B2 electrical specifications

						-	TX Channe	l
	시험	넘 항목 	Spec.	Test Temperature	Frequency	18650	18900	19150
1	Maximum Outp	ut Power(class 3)	20.3~25.7dBm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
2	Minimum C	Output Power	-39dBm ↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
3	Freque	ncy Error	±0.1ppm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
4	Error Vector I	Magnitude(EVM)	12.5%↓(16QAM, 50RB)	Normal	Low, Mid, High	PASS	PASS	PASS
5	Relative Carrier Leakage Power	Carrier Leakage (3.2dBm \pm 3.2dB)	-24.2 dBc	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
6	In-band emission	In-band emission (3.2dBm ± 3.2dB)	-24.2 dBc	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
7	EVM equalizer spectrum flatness	EVM equalizer spectrum flatness Range1	5.4 dB↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
		Spectrum Emission Mask upper/lower Area 1	-16.5 dBm ↓	- Normal I	Low, Mid, High	PASS	PASS	PASS
	Spectrum emission	Spectrum Emission Mask upper/lower Area 2	-8.5 dBm ↓			PASS	PASS	PASS
8	. mask	Spectrum Emission Mask upper/lower Area 3	-11.5 dBm ↓			PASS	PASS	PASS
		Spectrum Emission Mask upper/lower Area 4	-23.5 dBm↓			PASS	PASS	PASS
		ACLR E-UTRA \pm	-29.2dB↓			PASS	PASS	PASS
9	Adjacent Channel Leakage Power Ratio	ACLR UTRA Offset 1 \pm	-32.2dB ↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
	-	ACLR UTRA Offset 2 \pm	-35.2dB ↓			PASS	PASS	PASS
10	Reference Sensitivity Level @ 10MHz	Ref Sense throughput shall be ≥ 95%	-94.3 dBm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS

Table 10. LTE B2 RF specification



7.4 LTE B4 electrical specifications

							TX Channe	l
	시험	넘 항목 	Spec.	Test Temperature	Frequency	20000	20175	20350
1	Maximum Outp	ut Power(class 3)	20.3~25.7dBm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
2	Minimum C	Output Power	-39dBm↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
3	Freque	ncy Error	±0.1ppm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
4	Error Vector I	Magnitude(EVM)	12.5%↓(16QAM, 50RB)	Normal	Low, Mid, High	PASS	PASS	PASS
5	Relative Carrier Leakage Power	Carrier Leakage $(3.2 dBm \pm 3.2 dB)$	-24.2 dBc	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
6	In-band emission	In-band emission (3.2dBm ± 3.2dB)	-24.2 dBc	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
7	EVM equalizer spectrum flatness	EVM equalizer spectrum flatness Range1	5.4 dB↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
		Spectrum Emission Mask upper/lower Area 1	-16.5 dBm ↓			PASS	PASS	PASS
	Spectrum emission	Spectrum Emission Mask upper/lower Area 2	-8.5 dBm ↓			PASS	PASS	PASS
8	. mask	Spectrum Emission Mask upper/lower Area 3	-11.5 dBm ↓	Normal	Low, Mid, High	PASS	PASS	PASS
		Spectrum Emission Mask upper/lower Area 4	-23.5 dBm ↓			PASS	PASS	PASS
		ACLR E-UTRA \pm	-29.2dB↓			PASS	PASS	PASS
9	Adjacent Channel Leakage Power Ratio	ACLR UTRA Offset 1 \pm	-32.2dB ↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
		ACLR UTRA Offset 2 \pm	-35.2dB ↓			PASS	PASS	PASS
10	Reference Sensitivity Level @ 10MHz	Ref Sense throughput shall be ≥ 95%	-96.3 dBm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS

Table 11. LTE B4 RF specification



7.5 LTE B5 electrical specifications

							TX Channe	l.
	시험	넘 항목 	Spec.	Test Temperature	Frequency	20450	20525	20600
1	Maximum Outp	ut Power(class 3)	20.3~25.7dBm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
2	Minimum C	Output Power	-39dBm↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
3	Freque	ncy Error	±0.1ppm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
4	Error Vector I	Magnitude(EVM)	12.5%↓(16QAM, 50RB)	Normal	Low, Mid, High	PASS	PASS	PASS
5	Relative Carrier Leakage Power	Carrier Leakage (3.2dBm \pm 3.2dB)	-24.2 dBc	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
6	In-band emission	In-band emission (3.2dBm ± 3.2dB)	-24.2 dBc	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
7	EVM equalizer spectrum flatness	EVM equalizer spectrum flatness Range1	5.4 dB↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
		Spectrum Emission Mask upper/lower Area 1	-16.5 dBm ↓	Normal	Low, Mid, High	PASS	PASS	PASS
	Spectrum emission	Spectrum Emission Mask upper/lower Area 2	-8.5 dBm ↓			PASS	PASS	PASS
8	. mask	Spectrum Emission Mask upper/lower Area 3	-11.5 dBm ↓			PASS	PASS	PASS
		Spectrum Emission Mask upper/lower Area 4	-23.5 dBm ↓			PASS	PASS	PASS
		ACLR E-UTRA \pm	-29.2dB ↓			PASS	PASS	PASS
9	Adjacent Channel Leakage Power Ratio	ACLR UTRA Offset 1 \pm	-32.2dB ↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
		ACLR UTRA Offset 2 \pm	-35.2dB ↓			PASS	PASS	PASS
10	Reference Sensitivity Level @ 10MHz	Ref Sense throughput shall be ≥ 95%	-94.3 dBm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS

Table 12. LTE B5 RF specification



7.6 LTE B7 electrical specifications

							TX Channe	l.
	시험	넘 항목 	Spec.	Test Temperature	Frequency	23780	23790	23800
1	Maximum Outp	ut Power(class 3)	20.3~25.7dBm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
2	Minimum C	Output Power	-39dBm↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
3	Freque	ncy Error	±0.1ppm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
4	Error Vector I	Magnitude(EVM)	12.5%↓(16QAM, 50RB)	Normal	Low, Mid, High	PASS	PASS	PASS
5	Relative Carrier Leakage Power	Carrier Leakage (3.2dBm \pm 3.2dB)	-24.2 dBc	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
6	In-band emission	In-band emission (3.2dBm ± 3.2dB)	-24.2 dBc	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
7	EVM equalizer spectrum flatness	EVM equalizer spectrum flatness Range1	5.4 dB↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
		Spectrum Emission Mask upper/lower Area 1	-16.5 dBm ↓			PASS	PASS	PASS
	Spectrum emission	Spectrum Emission Mask upper/lower Area 2	-8.5 dBm ↓			PASS	PASS	PASS
8	. mask	Spectrum Emission Mask upper/lower Area 3	-11.5 dBm ↓	Normal	Low, Mid, High	PASS	PASS	PASS
		Spectrum Emission Mask upper/lower Area 4	-23.5 dBm ↓			PASS	PASS	PASS
		ACLR E-UTRA \pm	-29.2dB ↓			PASS	PASS	PASS
9	Adjacent Channel Leakage Power Ratio	ACLR UTRA Offset 1 \pm	-32.2dB ↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
		ACLR UTRA Offset 2 \pm	-35.2dB ↓			PASS	PASS	PASS
10	Reference Sensitivity Level @ 10MHz	Ref Sense throughput shall be ≥ 95%	-93.3 dBm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS

Table 13. LTE B7 RF specification



7.7 LTE B12/17 electrical specifications

						-	TX Channe	l
	시험	넘 항목 	Spec.	Test Temperature	Frequency	23780	23790	23800
1	Maximum Outp	ut Power(class 3)	20.3~25.7dBm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
2	Minimum C	Output Power	-39dBm ↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
3	Freque	ncy Error	±0.1ppm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
4	Error Vector I	Magnitude(EVM)	12.5%↓(16QAM, 50RB)	Normal	Low, Mid, High	PASS	PASS	PASS
5	Relative Carrier Leakage Power	Carrier Leakage (3.2dBm \pm 3.2dB)	-24.2 dBc	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
6	In-band emission	In-band emission (3.2dBm ± 3.2dB)	-24.2 dBc	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
7	EVM equalizer spectrum flatness	EVM equalizer spectrum flatness Range1	5.4 dB ↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
		Spectrum Emission Mask upper/lower Area 1	-16.5 dBm ↓	Normal	Low, Mid, High	PASS	PASS	PASS
8	Spectrum emission	Spectrum Emission Mask upper/lower Area 2	-8.5 dBm ↓			PASS	PASS	PASS
8	. mask	Spectrum Emission Mask upper/lower Area 3	-11.5 dBm ↓			PASS	PASS	PASS
		Spectrum Emission Mask upper/lower Area 4	-23.5 dBm ↓			PASS	PASS	PASS
		ACLR E-UTRA \pm	-29.2dB↓			PASS	PASS	PASS
9	Adjacent Channel Leakage Power Ratio	ACLR UTRA Offset 1 \pm	-32.2dB ↓	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS
	Ī	ACLR UTRA Offset 2 \pm	-35.2dB↓			PASS	PASS	PASS
10	Reference Sensitivity Level @ 10MHz	Ref Sense throughput shall be ≥ 95%	-93.3 dBm	Normal, Temp L, Temp H	Low, Mid, High	PASS	PASS	PASS

Table 13. LTE B12/B17 RF specification



8. RFx information

The strength of the RF field produced by the wireless module or modules embedded in the TCU is well within all international RF exposure limits known at this time. Because the wireless modules embedded in the TCU emit less than the maximum amount of energy permitted in radio frequency safety standards and recommendations, the manufacturer believes these modules are safe for use.

Regardless of the power levels, care should be taken to minimize human contact during normal operation. This module should be remain more than 20 cm (8 inches) from the body when wireless devices are on and transmitting.

This transmitter must not be collocated or operated in conjunction with any other antenna or transmitter. Operation is subject to the following two conditions: (1) this module does not cause interference , (2) this module accepts any interference that may cause undesired operation.

8.1 Information for the integrator

The integrator must not provide information to the end user regarding how to install or remove this RF module in the user manual of the end product. The user manual that is provided by the integrator for end users must include the following information in a prominent location. To comply with FCC RF exposure requirements, the antenna used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be collocated or operated in conjunction with any other antenna or transmitter. The label for the end product must include FCC ID: YZP-BK1110 or A RF transmitter inside, IC ID: 7414C-BK1110



9. Approbation FCC

This module complies with FCC/IC rules. FCC : Part 22, Part 24, Part 27 ISED : RSS-130, RSS-132, RSS-133, RSS-139, RSS-199 Furthermore, this device complies with FCC radiation exposure limits set forth for uncontrolled environments.

This module must be installed and operated with minimum distance of 20 cm between the radiating element and the user.

This module must not be co-located with any other transmitters or antennas.

To comply with FCC regulations limiting both the maximum RF output power and human exposure to RF radiation, the maximum antenna gain including cable loss in a mobile-only exposure condition must not exceed the values listed in the following table.

Band	Frequency Range [MHz]	Maximum Antenna Gain[dBi]
WCDMA(B5)	826.40~846.6	4.5
WCDMA(B2)	1852.4~1907.6	2.0
LTE(B2)	1850~1910	2.0
LTE(B4)	1710~1755	2.0
LTE(B5)	824~849	4.5
LTE(B7)	2500~2690	2.0
LTE(B12/17)	704~716	4.5

To satisfy the FCC's exterior labeling requirements, the following text must appear on the exterior of the end product.

Contains transmitter module FCC ID: YZP-BK1110

Contains transmitter module IC: 7414C-BK1110

Changes or modifications to this equipment may cause harmful interference unless the modifications are expressly approved in the instruction manual. Users may lose the authority to operate this equipment if an unauthorized change or codification is made.

Note: If this module is intended for use in a portable device, additional testing will be required to satisfy the RF exposure and SAR requirements of FCC Part 2.1093 and RSS-102.