

FSC-BT909

4.0 Dual Mode Bluetooth Module Data Sheet

(Class 1)

Document Type: FSC-BT909

Document Version: V1.0

Release Date: Dec. 08. 2016

Shenzhen Feasycom Technology Co.,Ltd.

Telephone: 86-755-27924639

www.feasycom.com



Release Record

Version Number	Release Date	Comments
Revision 1.0	2016-12-08	First Release





1. INTRODUCTION

FSC-BT909 is a bluetooth 4.0 Smart Ready device (with BR/EDR & LE support simultaneou sly) . It is a small form factor, highly power and highly economic Bluetooth radio module that allows OEM to add wireless capability to their products. The module supports multiple interfaces that make it simple to integrate into fully certified embedded Bluetooth solutions.

With AT+™ programming interfaces, designers can easily customize their applications to support different Bluetooth profiles, such GATT, OPP, DUN, SPP, and etc. The module supports Bluetooth® Enhanced Data Rate (EDR) and delivers up to 3 Mbps data rate for distances to 100M.

The module is an appropriate product for designers who want to add wireless capability to their products. The supported remote devices' OS are iOS, Android, and Windows.

External whip antenna, transmitting over 2000M.

1.1 Block Diagram




Figure 1

^{*} The crystals can choose



1.2 **Feature**

- Fully qualified Bluetooth 4.0/3.0/2.1/2.0/1.2/1.1
- Postage stamp sized form factor.
- Class 1 support(high output power).
- Integrated chip antenna, transmitting over 100m.
- ◆ The default UART Baud rate is 115.2Kbps and can support from 1200bps up to 921Kbps.
- ◆ UART, I²C , PCM/I²S data connection interfaces.
- Profiles including GATT, OPP, DUN, SPP, etc..
- USB 2.0 full-speed device/host/OTG controller.
- RoHS compliant.

1.3 **Application**

- Cable replacement
- Point-of-sales systems
- Barcode readers and pay terminals
- Telemetry devices
- celt.

 Then teasy con technology co. Automotive inspection and measurement systems
- Industrial devices
- Barcode and RFID scanners
- Wireless speakers
- Analogue and USB Multimedia Dongles

Shenzhen Feasycom Technology Co.,Ltd.



2. GENERAL SPECIFICATION

General Specification		
Chipset	BT4.0 Dual Mode	
Product ID	FSC-BT909	
Dimension	13mm(W) x 26.9mm(L) x 2.4mm(H) (Tolerance: ±0.1mm)	
Bluetooth Specification	Bluetooth V4.0 (Dual Mode)	
Power Supply	3.3 Volt DC	
Output Power	18.5 dBm (Class 1)	
Sensitivity	-86dBm@0.1%BER	
Frequency Band	2.402GHz -2.480GHz ISM band	
Modulation	8DPSK,DQPSK	
Baseband Crystal OSC	16MHz	
Hopping & channels	1600hops/sec, 1MHz channel space, 79 Channels(BT 4.0 to 2MHz channel space)	
RF Input Impedance	50 ohms	
Antenna	Multilayer Ceramic Antenna (Set aside an external antenna interface)	
Interface	Data: UART (Standard), I ² C Audio: PCM/I ² S Others: PIO, AIO, Touch sensor, PWM. USB 2.0	
Profile	SPP, GATT(BLE Standard) MFI, Airsync, ANCS, iBeacon, HID	
Temperature	-40°C to +85°C	
Humidity	10%~95% Non-Condensing	
Environmental	RoHS Compliant	
MSL grade:	MSL 3	
ESD grade	Human Body Model: Class-2 Machine Model: Class-B	

Table 1



3. PHYSICAL CHARACTERISTIC

■ Dimension: $13\text{mm(W)} \times 26.9\text{mm(L)} \times 2.4\text{mm(H)}$ Tolerance: $\pm 0.1\text{mm}$

■ Module size: 13mm X 26.9mm Tolerance: \pm 0.2mm

■ Pad size: 1mmX0.8mm Tolerance: \pm 0.2mm

■ Pad pitch: 1.5mm Tolerance: ± 0.1 mm




Figure 2



4. PIN DEFINITION DESCRIPTIONS




Figure 3: FSC-BT909 PIN Diagram

Pin NO.	Pin Name	Type Pin Descriptions	
1	UART_TX	CMOS output	UART data output
2	UART_RX	CMOS input	UART data input
	LIADT OTO	CMOS input	UART clear to send active low
3	3 UART_CTS	Bi-directional	Alternative Function: Programmable input/output line
	LIADT DTO	CMOS output/	UART request to send active low
4	UART_RTS	Bi-directional	Alternative Function: Programmable input/output line
5	12S_CK	_CK Bi-directional I ² S CLK (BCLK)	
6	I2S_SD_OUT	Bi-directional	I ² S Data Output
7	I2S_SD_IN	Bi-directional	I ² S Data Input



8	I2S_WS	Bi-directional	I ² S Chip Select For Synchronous Serial Interface
			Host MCU change UART transmission mode. (Default)
			If current UART transmission mode is command mode, one
			low pulse with 80ms duration low signal will change UART
9	Tran/AIO0	I/O	transmission mode to throughput mode, and another low
9	Trail/AlO0	1/0	pulse could change UART transmission mode back to
			command mode. Otherwise it will be set as high always.
			1),Alternative Function: Analogue programmable I/O line.
	1.7.4		2),Alternative Function: Programmable input/output line
	700		Host MCU disconnect bluetooth. (Default)
	1	6	One low pulse with 80ms duration low signal to trigger blue
10	Disc/AIO1	1/0	tooth disconnection.Otherwise it will be set as high always.
			1),Alternative Function: Analogue programmable I/O line.
		35	2),Alternative Function: Programmable input/output line
11	RESET	CMOS input	Reset if low. Input debounced so must be low for >5ms to
40	1/DD 01/0	VDD	cause a reset.
12	VDD_3V3	VDD	Power supply voltage 3.3V
13	GND	VSS	Power Ground
			The default is low. (internal 10K resistance drop)
14	BOOT0	CMOS input	When writing to MCU when using the serial port, this pin
		NC	is connected with the high level.
15	NC		NC,
16	SWCLK	Bi-directional	Debugging through the clk line(Default)
17	SWDIO	Bi-directional	Debugging through the data line(Default)
18	NC	NC	NC
19	NC	NC	NC
20	NC	NC	NC
21	GND	VSS	Power Ground
22	GND	VSS	Power Ground
	PIO0/USB_D	Di disessi i	Programmable input/output line
23	23 Bi-direc		Alternative Function: USB_DM
24			Programmable input/output line
24	PIO1/USB_DP	Bi-directional	Alternative Function: USB_DP



25	PIO2	Bi-directional	Programmable input/output line
26	PIO3	Bi-directional	Programmable input/output line
27	PIO4	Bi-directional	Programmable input/output line
28	PIO5	Bi-directional	Programmable input/output line
20	PIO6	Bi-directional	Programmable input/output line
29	P106	Bi-directional	Alternative Function: I ² C Serial Clock input/output
30	PIO7	Bi-directional	Programmable input/output line
30	PIOT	Di-directional	Alternative Function:I ² C Serial Data input/output
31	PIO8	Bi-directional	Programmable input/output line
32	PIOO	PIO9 Bi-directional	Programmable input/output line
32	P109		Alternative Function: LED(Default)
33	DIO10	PIO40 Pi di Ational	Programmable input/output line
33	PIO10 Bi-directions		Alternative Function: BT Status(Default)
34	PIO11	Bi-directional	Programmable input/output line
35	GND	VSS	Power Ground
36	EXT_ANT	RF signal output	By default, this PIN is an empty feet. This PIN can connect to an external antenna to improve the Bluetooth signal coverage. If you need to use an external antenna, by modifying the module on the 0R resistance to block out the on-board antenna; Or contact Feasycom for modification.
Table 2			

Table 2

5. Electrical Characteristics

5.1 Absolute Maximum Ratings

The module should not continuously run under extreme conditions. The absolute maximum ratings are summarized in Table below. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

Temperature/Voltage	Min	Max	Unit
Storage temperature	-40	85	°C
Operating temperature	-40	85	°C
Supply voltage	-0.3	3.6	V
Terminal voltages	VSS - 0.4	Vdd + 0.4	V

Table 3



5.2 Recommended Operating Conditions

The recommended operating conditions are summarized in Table below.

FSC-BT909 operates as low as 2.7 V supply voltage. However, to safely meet the USB specification for minimum voltage for USB data lines, minimum of 3.1 V supply is required.

Temperature/Voltage	Min	Тур	Max	Unit
Operating temperature	-40	20	85	°C
Supply voltage	2.7	3.3	3.6	V
Terminal voltages	0		Vdd	V

Table 4

5.3 Terminal Characteristics

FSC-BT909's terminal characteristics are summarized Table below.

Characteristics	Min	Тур	Max	Unit	
I/O static characteristics					
VIL input logic level low	-	-	0.3Vdd	V	
VIH input logic level high	$0.4V_{DD}$	-	-	V	
VHYS input hysteresis	120	10% V _{DD}	-	V	
likg input leakage current	- /	-	±1	uA	
RPu Weak pull-up equivalent resistor	30	9 _L 40	50	ΚΩ	
RPD Weak pull-down equivalent resistor	30	40	50	ΚΩ	
Cio pin capacitance	-	5	-	pF	
VOL output logic level low	-	-	0,2	V	
VOH output logic level high	Vdd -0.4	-	ζ-	V	
NRST pin characteristics	NRST pin characteristics				
VTH,res threshold voltage	1.65	1.8	VDD	V	
RIRES input resistance	_	10	-	kΩ	
CIRES input capacitance	-	100	-	nF	

Table 5



5.4 Current Consumption

FSC-BT909's current consumption is summarized in Table below.

Operation Mode	Connection Type	Average	Unit
Standby		150	uA
Discoverable	Inquiry/page:640mS interval ,11.25mS window	28	^
Discoverable	Advertising :152.5mS interval	20	mA
ACL Connection	Active Mode	34	mA
ACL Connection	File transfer ,throughput	44	mA
LE Connection	20mS Interval	30	uA
LE Connection	File transfer ,throughput	36	mA
Maximum Current	Send 2441MHZ fixed frequency signals	~225	mA

Table 6

5.5 Radio Characteristics5.5.1 Transmitter Radio Characteristics

TX output is guaranteed to be unconditionally stable over the guaranteed temperature range. Refer to Table below. Measurement conditions: T = 20°C, Vdd = 3.3V.

Item	TypicalValue	Bluetooth Specification	Unit
Maximum output power1,2	+18.5	-6 to 20	dBm
RF power control range	34	2_ ≧16	dB
20dB bandwidth for modulated carrier	790	≦1000	kHz
Adjacent channel transmit power F = F0 ± 2MHz	-36	€ 20	dBm
Adjacent channel transmit power F = F0 ± 3MHz	-45	-40 /	dBm
Adjacent channel transmit power F = F0 ± > 3MHz	-50	-40	dBm
Δf1avg Maximum Modulation	168	140 <f1avg<175< td=""><td>kHz</td></f1avg<175<>	kHz
Δf2max Maximum Modulation	152	115	kHz
Δf1avg / Δf2avg	0.94	≧0.80	-
Initial carrier frequency tolerance	15	≦75	kHz
Drift Rate	8	≦20	kHz/50µs
Drift (single slot packet)	7	≦ 25	kHz
Drift (five slot packet)	9	≦ 40	kHz
2nd Harmonic content	-65	≦ -30	dBm
3rd Harmonic content	-45	≦ -30	dBm

Table 7



5.5.2 Receiver Radio Characteristics

RX input is guaranteed to be unconditionally stable over the guaranteed temperature range. Refer to Table below. Measurement conditions: $T = 20^{\circ}C$, Vdd = 3.3V.

	Frequency(GHz)	Тур.	Unit	Bluetooth Specification
Sensitivity@0.1%	2.402	-85	dBm	
BER for all packet	2.441	-86	dBm	<-75dBm
types	2.480	-85	dBm	
BER@ Maximum	2.402	0	dBm	
received	2.441	0	dBm	<0.1%
signal(-20dBm)	2.480	0	dBm	

Table 8

6. Interface Characteristics

6.1 UART Interface

Four signals are used to implement the UART function. When FSC-BT909 is connected to another digital device, UART_RX and UART_TX transfer data between the two devices. The remaining two signals, UART_CTS and UART_RTS, can be used to implement RS232 hardware flow control where both are active low indicators.

The interface consists of four-line connection as described in below:

Signal name	Driving source	Description
UART-TX	FSC-BT909 module	Data from FSC-BT909 module
UART-RX	Host	Data from Host
UART-RTS	FSC-BT909 module	Request to send output of FSC-BT909 module
UART-CTS	Host	Clear to send input of FSC-BT909 module

Table 9

Possible UART Settings

Property	Possible Values		
Baud Rate	1200bps to 921Kbps		
Flow Control	RTS/CTS or None		
Data bit length	8bits		
Parity	None, Odd or Even		
Number of Stop Bits	1 or 2		

Table 10



Default Data Format

Property	Possible Values		
Baud Rate	115.2Kbps		
Flow Control	None		
Data bit length	8bit		
Parity	None		
Number of Stop Bits	1		

Table 11

6.2 PCM/I²S Interface

The I²S can be operated in master or slave mode, in full duplex and simplex communication modes and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I²S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The I²S can be served by the DMA controller.

5.2.1 I²S dynamic characteristics

Symbol	Parameter	Parameter Conditions		Max	Unit	
f _{MCK}	I2S Main clock output		256x8K	256xFs ⁽²⁾	MHz	
	I2S clock frequency	Master data: 32 bits	-	64xFs	MHz	
f _{CK}		Slave data: 32 bits	, -	64xFs	IVIPIZ	
D _{CK}	I2S clock frequency duty cycle	Slave receiver	• 30	70	%	
t _{v(WS)}	WS valid time	Master mode	0 ×	6		
t _{h(WS)}	WS hold time	Master mode	0 5	-		
t _{su(WS)}	WS setup time	Slave mode	1	-		
t _{h(WS)}	WS hold time	Slave mode	0	-		
t _{su(SD_MR)}	Data input actus time	Master receiver	7.5	-		
t _{su(SD_SR)}	Data input setup time	Slave receiver	2	-	ns	
t _{h(SD_MR)}	Data input hold time	Master receiver	0	-	110	
t _{h(SD_SR)}	Data input hold time	Slave receiver	0	-		
t _{v(SD_ST)}		Slave transmitter (after enable edge)	_	27		
t _{h(SD_ST)}	Data output valid time	Clave transmitter (after chable eage)				
t _{v(SD_MT)}		Master transmitter (after enable edge)	-	20		
t _{h(SD_MT)}	Data output hold time	Master transmitter (after enable edge)	2.5	-		


- 1. Guaranteed by characterization.
- 2. The maximum value of 256xFs is 42 MHz (APB1 maximum frequency).

Table 12 I²S dynamic characteristics




Note: Refer to the I2S section of the reference manual for more details on the sampling frequency(F_S).

 f_{MCK} , f_{CK} , and D $_{\text{CK}}$ values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision. D $_{\text{CK}}$ depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2*I2SDIV+ODD). F S maximum value is supported for each mode/condition.



1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 4: I²S slave timing diagram (Philips protocol)



1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 5: I²S master timing diagram (Philips protocol)



6.3 AIO, PIO lines and I²C

Up to 16 programmable bidirectional input/output (I/O) can be used.

Two general purpose analogue interface pin can be used.

PIO6 and PIO7 can be used as I2C interface.

Inter-Integrated Circuit Interface (I²C)

I²C bus interfaces can operate in multi-master and slave modes. They can support the standard (up to 100 kHz) and fast (up to 400 kHz) modes. The I²C bus frequency can be increased up to 1 MHz. For more details about the complete solution, please contact your local ST sales representative. They also support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

The devices also include programmable analog and digital noise filters

Analog to Digital Converter (ADC)

One 12-bit analog-to-digital converter is embedded and shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1,TIM2, TIM3, TIM4 or TIM5 timer.

6.4 USB Interface

USB 2.0 full-speed device/host/OTG controller with on-BT Module PHY.

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB OTG FS transceiver startup time	1	ζμs

Guaranteed by design.

Table 13: USB OTG FS startup time



Sym	bol	Parameter	Conditions	Min. ⁽¹⁾	Тур.	Max. ⁽¹⁾	Unit	
	V_{DD}	USB OTG FS operating voltage		3.0 ⁽²⁾	-	3.6	٧	
Input	V _{DI} ⁽³⁾	Differential input sensitivity	I(USB_FS_DP/DM)	0.2	-	-		
levels	V _{CM} ⁽³⁾	Differential common mode range	Includes V _{DI} range	0.8	-	2.5	v	
	V _{SE} ⁽³⁾	Single ended receiver threshold		1.3	-	2.0		
Output	V _{OL}	Static output level low	R_L of 1.5 k Ω to 3.6 $V^{(4)}$	-	-	0.3	V	
levels	V _{OH}	Static output level high	R_L of 15 k Ω to $V_{SS}^{(4)}$	2.8	-	3.6	\ \	
R _F	PD	PIO0,PIO1 (USB_FS_DM/DP)	V _{IN} = V _{DD}	17	21	24		
R _F	PU	PIO0,PIO1 (USB_FS_DM/DP)	V _{IN} = V _{SS}	1.5	1.8	2.1	kΩ	

- 1. All the voltages are measured from the local ground potential.
- 2. The USB OTG FS functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to- $3.0 \ V_{VDD}$ voltage range.
- 3. Guaranteed by design.
- 4. R_L is the load connected on the USB OTG FS drivers.

Table 14: USB OTG FS DC electrical characteristics




Figure 6: USB OTG FS timings: definition of data signal rise and fall time

	Driver characteristics						
Symbol	Parameter	Conditions	Min	Max	Unit		
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns		
t _f	Fall time ⁽²⁾	C _L = 50 pF	4	20	ns		
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%		
V _{CRS}	Output signal crossover voltage		1.3	2.0	V		




- 1. Guaranteed by design.
- 2. Measured from 10% to 90% of the data signal. For more detailed information, please refer to USB Specification Chapter 7 (version 2.0).

Table 15: USB OTG FS electrical characteristics (1)

7. RECOMMENDED TEMPERATURE REFLOW PROFILE

The re-flow profiles are illustrated in Figure 4 and Figure 5 below.

- Follow: IPC/JEDEC J-STD-020 C
- Condition:
 - Average ramp-up rate(217°C to peak):1~2°C/sec max.
 - Preheat:150~200C,60~180 seconds
 - Temperature maintained above 217°C:60~150 seconds
 - Time within 5°C of actual peak temperature:20~40 sec.
 - Peak temperature:250+0/-5°C or 260+0/-5°C
 - Ramp-down rate:3°C/sec.max.
 - Time 25°C to peak temperature:8 minutes max
 - Cycle interval: 5 mintutes



Time (sec)

Figure 7: Typical Lead-free Re-flow Solder Profile






Figure 8: Typical Lead-free Re-flow

The soldering profile depends on various parameters according to the use of different solder and material. The data here is given only for guidance on solder re-flow.

FSC-BT909 will withstand up to two re-flows to a maximum temperature of 245°C.

8. Reliability and Environmental Specification

8.1 Temperature test

Put the module in demo board which uses exit power supply, power on the module and connect to mobile. Then put the demo in the -40° C space for 1 hour and then move to +85°C space within 1 minute, after 1 hour move back to -40° C space within 1 minute. This is 1 cycle. The cycles are 32 times and the units have to pass the testing.

8.2 Vibration Test

The module is being tested without package. The displacement requests 1.5mm and sample is vibrated in three directions(X,Y,Z). Vibration frequency set as 0.5G, a sweep rate of 0.1 octave/min from 5Hz to 100Hz last for 90 minutes each direction. Vibration frequency set as 1.5G, a sweep rate of 0.25 octave/min from 100Hz to 500Hz last for 20 minutes each direction.

8.3 Desquamation test

Use clamp to fix the module, measure the pull of the component in the module, make sure the module's soldering is good.



8.4 Drop test

Free fall the module (condition built in a wrapper which can defend ESD) from 150cm height to cement ground, each side twice, total twelve times. The appearance will not be damaged and all functions OK.

7.5 Packaging information

After unpacking, the module should be stored in environment as follows:

Temperature: 25°C ± 2°C

Humidity: <60%

No acidity, sulfur or chlorine environment

The module must be used in four days after unpacking.

9. Layout and Soldering Considerations

9.1 Soldering Recommendations

FSC-BT909 is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven and particular type of solder paste used. Consult the datasheet of particular solder paste for profile configurations.

Feasycom will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendation should be taken as a starting point guide.

8.2 Layout Guidelines

It is strongly recommended to use good layout practices to ensure proper operation of the module. Placing copper or any metal near antenna deteriorates its operation by having effect on the matching properties. Metal shield around the antenna will prevent the radiation and thus metal case should not be used with the module. Use grounding vias separated max 3 mm apart at the edge of grounding areas to prevent RF penetrating inside the PCB and causing an unintentional resonator. Use GND vias all around the PCB edges.

The mother board should have no bare conductors or vias in this restricted area, because it is not covered by stop mask print. Also no copper (planes, traces or vias) are allowed in this area, because of mismatching the on-board antenna.






Figure 9: FSC-BT909 Restricted Area

Following recommendations helps to avoid EMC problems arising in the design. Note that each design is unique and the following list do not consider all basic design rules such as avoiding capacitive coupling between signal lines. Following list is aimed to avoid EMC problems caused by RF part of the module. Use good consideration to avoid problems arising from digital signals in the design.

Ensure that signal lines have return paths as short as possible. For example if a signal goes to an inner layer through a via, always use ground vias around it. Locate them tightly and symmetrically around the signal vias. Routing of any sensitive signals should be done in the inner layers of the PCB. Sensitive traces should have a ground area above and under the line. If this is not possible, make sure that the return path is short by other means (for example using a ground line next to the signal line).

10. Product Packaging Information

9.1 Packing

- a, Tray vacuum
- b, Tray Dimension: 180mm * 195mm












Figure 10: Product Packaging Information (Tray)

9.2 Packing box(Optional)



^{*} If require any other packing, must be confirmed with customer

Figure 11: Packing Box



11. Application Schematic

