








DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L72B1N-BJ	
				FILE NAME	DF-L72B1N-BJ.dsn	
				DATE	Monday, May 31, 2004	
W.K. Kim	W.K. Kim	S.D. Park	B.Y. Choi	REVISED	LPP	
1 Team				REV NO.	2.0	SHEET 1 / 9
DAEWOO ELECTRONICS Digital Media Lab.				01 : BLOCK DIAGRAM		




DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L72B1N-BJ	
				FILE NAME	DF-L72B1N-BJ.dsn	
				DATE	Monday, May 31, 2004	
J.H.Lim	J.H.Lim	S.D.Park	S.H.Eun	REVISED	LPP	
1 Team			REV NO.	2.0	SHEET	1 / 10
DAEWOO ELECTRONICS Digital Media Lab.			01 : POWER			






DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	FILE NAME
W.A.Bin	W.A.Bin	S.D.Pak	S.D.Pak	DP-17282A-BJ	DP-17282A-BJ.dwg
17/05/2008	17/05/2008	17/05/2008	17/05/2008	17/05/2008	17/05/2008
W.A.Bin	W.A.Bin	S.D.Pak	S.D.Pak	DP-17282A-BJ	DP-17282A-BJ.dwg
17/05/2008	17/05/2008	17/05/2008	17/05/2008	17/05/2008	17/05/2008
DAEWOO ELECTRONICS Digital Media Lab.				07	ES.1.BGA308-55

TERMINATION AT E5.1



TERMINATION AT DDR


The VTT side of the termination resistors should be placed on a wide VTT island on the surface layer. The island is located at each end of the bus, so it does not interfere with the signal routing.




DDR TERMINATION VOLTAGE REGULATOR

VREF needs to be decoupled to both SSTL2_VDD and SSTL2_GND with balanced decoupling capacitors.




VREF should be routed over a reference plane and isolated, and possibly shielded with both SSTL2_VDD and SSTL2_GND



DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L72B1N-BJ
				FILE NAME	DF-L72B1N-BJ.dsn
				DATE	Monday, May 31, 2004
				REVISED	LPP
1 Team			REV NO.	0.0	SHEET 3 / 9
DAEWOO ELECTRONICS Digital Media Lab.			03 : TERM AT E5 & DDR & VREF/VTT		




DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L7281N-BJ
				FILE NAME	DF-L7281N-BJ.dsn
				DATE	Monday, May 31, 2004
				REVISED	LPP
1 Team			REV NO.	2.0	SHEET 3 / 10
DAEWOO ELECTRONICS Digital Media Lab.			03 : AV		



DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L72B1N-BJ
				FILE NAME	DF-L72B1N-BJ.dsn
				DATE	Monday, May 31, 2004
				REVISED	LPP
1 Team			REV NO.	0.0	SHEET 4 / 9
DAEWOO ELECTRONICS Digital Media Lab.			04 : 2 (8M BY 16) DDR SDRAM		


Audio Input Multiplexer

B	A	AUDIO
0	0	HI-FI AUDIO
1	0	LINE2 AUDIO
0	1	LINE1 AUDIO
1	1	MTS AUDIO




DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L7281N-BJ
				FILE NAME	DF-L7281N-BJ.dsn
				DATE	Monday, May 31, 2004
				REVISED	LPP
1 Team				REV NO.	2.0
DAEWOO ELECTRONICS Digital Media Lab.				SHEET	4 / 10

To Analog Board (Video & Audio & IIC)




E-Link IV Connector



DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L72B1N-BJ
				FILE NAME	DF-L72B1N-BJ.dsn
				DATE	Monday, May 31, 2004
				REVISED	LPP
1 Team	Y.S.Kim	S.D.Park	B.Y.Choi	REV NO.	0.0
DAEWOO ELECTRONICS Digital Media Lab.				SHEET	5 / 9


AUDIO AMP & FILTER

AUDIO DAC




DAC MUTE CIRCUIT

AUDIO ADC




DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L7281N-BJ
				FILE NAME	DF-L7281N-BJ.dsn
				DATE	Monday, May 31, 2004
				REVISED	LPP
1 Team			REV NO. 2.0	SHEET	5 / 10
DAEWOO ELECTRONICS Digital Media Lab.			05 - AUDIO AD & DA		

FLASH MEMORY(2 or 4 or 8 Mb)




Size	Stuff	Not Stuff
1MB		RM59, RM60, RM61, RM62
2MB	RM62	RM59, RM60, RM61
4MB	RM62, RM60	RM59, RM61
8MB	RM59, RM60, RM61	RM62


DEDICATED ATAPI INTERFACE



HOST Read




DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L72B1N-BJ
				FILE NAME	DF-L72B1N-BJ.dsn
				DATE	Monday, May 31, 2004
D.Y Kwak	D.Y Kwak	S.D.Park	B.Y Choi	REVISED	LPP
1 Team			REV NO.	1.0	SHEET 6 / 9
DAEWOO ELECTRONICS Digital Media Lab.				06 : FLASH & ATA	



DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L7281N-BJ
				FILE NAME	DF-L7281N-BJ.dsn
				DATE	Monday, May 31, 2004
				REVISED	LPP
1 Team	Y.S.Kim	S.D.Park	S.H.Eun	REV NO.	2.0
DAEWOO ELECTRONICS Digital Media Lab.				SHEET	6 / 10







TO Digital Board PC01

TO Digital Board PC03




DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L72B1N-BJ	
				FILE NAME	DF-L72B1N-BJ.dsn	
				DATE	Monday, May 31, 2004	
				REVISED	LPP	
1 Team			REV NO.	2.0	SHEET	7 / 10
DAEWOO ELECTRONICS Digital Media Lab.			07 : VIDEO IN/OUT			

MAIN POWER CONN






DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L72B1N-BJ
				FILE NAME	DF-L72B1N-BJ.dsn
				DATE	Monday, May 31, 2004
W.K.Ihm	W.K.Ihm	S.D.Park	B.Y.Choi	REVISED	LPP
1 Team			REV NO.	L.O	SHEET 8 / 9
DAEWOO ELECTRONICS Digital Media Lab.			08 : PWR CON		



DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L72B1N-BJ	
				FILE NAME	DF-L72B1N-BJ.dsn	
				DATE	Monday, May 31, 2004	
J.H.Lim	J.H.Lim	S.D.Park	S.H.Eun	REVISED	LPP	
1 Team			REV NO.	2.0	SHEET	8 / 10
DAEWOO ELECTRONICS Digital Media Lab.			08 : VIDEO SWITCH			

DIGITAL AUDIO OUT

The schematic diagram illustrates a Digital Audio Out (SPDIF) circuit. The input signal, SPDIF_IN, is connected to the input of the IC201 74VCT04N inverter. The inverter's output, labeled VCC, is connected to the SPDIF_OUT line. The circuit includes several passive components: a 470uF/16V capacitor (C215) and a 0.1uF capacitor (C214) connected to the input; a 10uH inductor (L222) connected to the output; a 390 ohm resistor (R214) connected to the output; a 100 ohm resistor (R215) connected to the output; a 10pF capacitor (C213) connected to the output; and a 0.1uF capacitor (C149) connected to the input. The inverter is powered by a +5V_EVER supply.



DRAWN	DESIGNED	CHECKED	APPROVED	MODEL	DF-L72B1N-BJ
				FILE NAME	DF-L72B1N-BJ.dsn
				DATE	Monday, May 31, 2004
J.H.Lim	J.H.Lim	S.D.Park	S.H.Eun	REVISED	LPP
1 Team				REV NO	2.0
DAEWOO ELECTRONICS Digital Media Lab.				SHEET	9 / 10
				09 : DIGITAL AUDIO OUT & JACK	

