


SOM contains iMX8M Mini, LPDDR4 SDRAM, eMMC and PMIC PCA9450DS



SAI1_TXDx & SAI1_RXDx are output only,
because of boot mode at power up

Sheet: eMMC

File: emmc.sch

Sheet: i.MX8M Mini Power

File: MX8MM_PWR.sch

Sheet: SYS PMIC

File: PCA9450.sch

Sheet: i.MX8M Mini PHYs

File: MX8MM_PHYs.sch

Sheet: LPDDR4

File: LPDDR4.sch

Sheet: i.MX8M Mini IO Interface

File: MX8MM_IO.sch

Sheet: Boot Mode

File: boot_mode.sch

Sheet: i.MX8M Mini MISC

File: MX8MM_MISC.sch

Sheet: /
File: imx8_som.sch

Title:


Size: A4


Date:


KiCad E.D.A. kicad (5.1.5)-3

Rev:

Id: 1/9









i.MX8M Mini IO Interface

SAI1_RXD1, SAI1_RXD2, SAI1_RXD5, SAI1_RXD6, SAI1_TXD3, SAI1_TXD5 used in boot-mode selection


U2D
MIMX8MM6DVTLZAA




U2E
MIMX8MM6DVTLZAA




U2F
MIMX8MM6DVTLZAA




U2H
MIMX8MM6DVTLZAA



U2I
MIMX8MM6DVTLZAA



U2G
MIMX8MM6DVTLZAA



Caution:
IO Internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.

Sheet: ./i.MX8M Mini IO Interface/
File: MX8MM_IO.sch

Title:


Size: A4
KiCad E.D.A. kicad (5.1.5)-3

Date:

Rev:

Id: 5/9

i.MX8M Mini MISC



Signal Naming:

Net Name	i.MX8M Mini	i.MX8M Nano
JTAG_TRST	JTAG_nTRST	BOOT_MODE2
TEST_MODE	TEST_MODE	BOOT_MODE3

Note:
 BOOT_MODE2(JTAG_nTRST) must be pull up on BB for i.MX8M Mini
 BOOT_MODE3(TEST_MODE) must be pull down on BB for i.MX8M Mini

Caution:

BOOT_MODE0, BOOT_MODE1, JTAG_MOD and TEST_MODE must be pulled to "1101" for i.MX8M Mini to enter Boundary Scan mode.




Sheet: /i.MX8M Mini MISC/
File: MX8MM_MISC.sch

Title:


Size: A4	Date:
KiCad E.D.A. kicad (5.1.5)–3	

Rev:
Id: 6/9

SYS PMIC




Note:
BUCK2 default output voltage is 0.85V for A53 1.2GHz. Software will change it to 0.95V for A53 1.6GHz, 1.0V for A53 1.8GHz.
BUCK3 default output voltage is 0.85V for DDRC 1GHz. Software will change it to 0.9V for DDRC 1.2GHz, 0.95V for DDRC 1.5GHz in SPL before DDR initialization.





Note:
1. PWRON is used as RESET Button as default, need to configure PWRON long push as 10ms/Cold Reset, and disable short push detect!
2. WDOG_B is used as Cold Reset, external pull up is needed. For normal usage, WDOG_B/GPIO1_I002 has internal pull up, don't need the external PU resistor, but in Boundary Scan mode, this pin is floating, external PU is necessary.

Sheet: /SYS PMIC/ File: PCA9450.sch		
Title:		
Size: A3	Date:	Rev:
KiCad E.D.A.	kiCad (5.1.5)-3	Id: 7/9

LPDDR4 1GB







Sheet: /LED_Board/
File: LED_Board.sch

Title:

Size: A4

Date:


KiCad E.D.A. kicad (5.1.5)-3

Rev:


Id: 2/2







PROGRAMMING INTERFACE




Sheet: /Zigbee_LDS73B000A/
File: Zigbee_LDS73B00A.sch

Title:

Size: A4
KiCad E.D.A. kicad (5.1.5)-3

Date:

Rev:
Id: 4/9




Sheet: /WiFi/
File: wifi_esp8089.sch


Title:


Size: A4
KiCad E.D.A. kicad (5.1.5)-3

Date:

Rev:
Id: 5/9







Sheet: /USB_Host/
File: USB_Host.sch

Title:

Size: A4
KiCad E.D.A. kicad (5.1.5)-3


Date:

Rev:
Id: 7/9




Placement of RF board
 (BOTTOM) Mesh - Zigbee - Type C - Indicator RGB LED - reset button (TOP)
 (BOTTOM) Zwave - Wifi - Type C - Indicator RGB LED - reset button (TOP)

History:
 UART3_CTS and UART3_RTS change to chip_cs and RESET_SUBG 28_1_2022

Near Bottom.



Near TOP, RJ45, Wifi, Type C



Sheet: /Board_Connector/
 File: Board_Connector.sch

Title:


Size: A4

Date:

KiCad E.D.A. kicad (5.1.5)-3

Rev:

Id: 8/9



Sheet: /SubG_EFR32FG12/
File: SubG_EFR32FG12.sch

Title:

Size: A4
KiCad E.D.A. kicad (5.1.5)-3


Date:

Rev:
Id: 9/9

History change by Kennedy:

Add alia of IO_Contral in Connector J1 or J2
Add U3 of ATECC608A 2022_02_12

add ATECC608A with sop8 for package selection 2022_04_12



Sheet: RF Front Ends

File: RF_FrontEnds.sch

Sheet: /
File: LoRA_module.sch


Title:

Size: A4
KiCad E.D.A. kicad (5.1.5)-3

Date:

Rev:

Id: 1/2



Sheet: /RF Front Ends/
File: RF_FrontEnds.sch

Title:

Size: A3

Date:

KiCad E.D.A. kicad (5.1.5)-3

Rev:

Id: 2/2

