

# **EG060K & EG120K Series**Hardware Design

### **LTE-A Module Series**

Version: 1.0

Date: 2022-03-24

Status: Released





At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

#### Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236 Email: info@quectel.com

### Or our local offices. For more information, please visit:

http://www.quectel.com/support/sales.htm.

### For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm.

Or email us at: support@quectel.com.

# **Legal Notices**

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an "as available" basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

# **Use and Disclosure Restrictions**

# **License Agreements**

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

# Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.



### **Trademarks**

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

### **Third-Party Rights**

This document may refer to hardware, software and/or documentation owned by one or more third parties ("third-party materials"). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

# **Privacy Policy**

To implement module functionality, certain device data are uploaded to Quectel's or third-party's servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

# **Disclaimer**

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2022. All rights reserved.



# **Safety Information**

The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating the module. Manufacturers of the cellular terminal should notify users and operating personnel of the following safety information by incorporating these guidelines into all manuals of the product. Otherwise, Quectel assumes no liability for your failure to comply with these precautions.



Full attention must be paid to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If there is an Airplane Mode, it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on an aircraft.



Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.



Cellular terminals or mobiles operating over radio signal and cellular network cannot be guaranteed to connect in certain conditions, such as when the mobile bill is unpaid or the (U)SIM card is invalid. When emergency help is needed in such conditions, use emergency call if the device supports it. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength. In an emergency, the device with emergency call function cannot be used as the only contact method considering network connection cannot be guaranteed under all circumstances.



The cellular terminal or mobile contains a transceiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV sets, radios, computers or other electric equipment.



In locations with explosive or potentially explosive atmospheres, obey all posted signs and turn off wireless devices such as mobile phone or other cellular terminals. Areas with explosive or potentially explosive atmospheres include fuelling areas, below decks on boats, fuel or chemical transfer or storage facilities, and areas where the air contains chemicals or particles such as grain, dust or metal powders.



# **About the Document**

# **Revision History**

Version	Date	Author	Description
-	2022-01-28	Elliot CAO/ Lewis PENG/ Jacen HUANG	Creation of the document
1.0	2022-03-24	Elliot CAO/ Lewis PENG/ Jacen HUANG	Released



# **Contents**

Saf	ety Informat	tion	
Ab	out the Docı	ument	4
Co	ntents		5
Fig	ure Index		9
1	Introduction	on	11
	1.1. Spe	ecial Marks	13
2		verview	
		quency Bands and Functions	
	2.2. Key	/ Features	15
	2.3. Fun	nctional Diagram	19
		Assignment	
	2.5. Pin	Description	21
		B	
3		Characteristics	
	3.1. Ope	erating Modes	
	3.1.1.		
	3.1	1.1.1. UART Application	
	3.1	1.1.2. USB Application	
	3.1.2.		
	3.2. Pow	ver Supply	
	3.2.1.	Power Supply Pins	
	3.2.2.	Reference Design for Power Supply	
	3.2.3.	Power Supply Voltage Monitoring	
		n On	
		n Off	
	3.4.1.	Turn Off with PWRKEY	
	3.4.2.	Turn Off with AT Command	
		set	
4		n Interfaces	
	` '	SIM Interfaces	
		B Interface	
		RT Interfaces	
	4.3.1.	Main UART Interface	
	4.3.2.	Debug UART Interface	
	4.3.3.	Bluetooth UART Interface*	
	4.3.4.	UART Application	
		Interface	
		M and I2C Interfaces	
		C Interfaces	
		tus Indication	
	4.7.1.	Network Status Indication	54



	4.	7.2.	Module Status Indication	55
	4.8.	RI		56
	4.9.	PCI	e Interface	56
	4.10.	SDI	O Interface*	58
	4.11.	Ante	enna Tuner Control Interfaces*	60
	4.12.	USE	3_BOOT Interface	60
5	RF Sp	ecific	cations	62
	5.1.	Cellı	ular Network	62
	5.	1.1.	Antenna Interface & Frequency Bands	62
	5.	1.2.	Tx Power	64
	5.	1.3.	Rx Sensitivity	64
	5.	1.4.	Reference Design	67
	5.2.	GNS	SS	69
	5.	2.1.	Antenna Interface & Frequency Bands	69
	5.	2.2.	GNSS Performance	69
	5.	2.3.	Reference Design	70
	5.3.	RF F	Routing Guidelines	71
	5.4.	Ante	enna Design Requirements	73
	5.5.	RF (	Connector Recommendation	73
6	Electr	ical C	Characteristics and Reliability	76
	6.1.	Abso	olute Maximum Ratings	76
	6.2.	Pow	ver Supply Ratings	76
	6.3.	Pow	ver Consumption	77
	6.4.	Digit	tal I/O Characteristics	84
	6.5.	ESD	D Protection	86
	6.6.	Ope	eration and Storage Temperatures	86
	6.7.	Ther	rmal Dissipation	87
7	Mecha	anical	I Information	88
	7.1.	Mec	chanical Dimensions	88
	7.2.	Rec	commended Footprint	90
	7.3.	Тор	and Bottom Views	91
8	Storag	ge, Ma	anufacturing & Packaging	94
	8.1.	Stor	rage Conditions	94
	8.2.	Man	nufacturing and Soldering	95
	8.3.	Pacl	kaging Specifications	97
	8.	3.1.	Carrier Tape	97
	8.	3.2.	Plastic Reel	98
	8.	3.3.	Packaging Process	98
9	Apper	ndix F	References	100



# **Table Index**

Table 1: Special Marks	13
Table 2: Frequency Bands and GNSS Types of EG060K& EG120KSeries	14
Table 3: Key Features	15
Table 4: I/O Parameters Definition	21
Table 5: Pin Description	21
Table 6: Overview of Operating Modes	29
Table 7: Pin Description of W_DISABLE#	33
Table 7: RF Function Status	33
Table 8: VBAT and GND Pins	34
Table 9: PWRKEY Pin Description	36
Table 10: RESET_N Pin Description	39
Table 11: Pin Definition of (U)SIM Interfaces	42
Table 12: Pin Definition of USB Interface	44
Table 13: USB Trace Length Inside the Module	46
Table 14: Pin Definition of Main UART Interface	47
Table 15: Pin Definition of Debug UART Interface	47
Table 16: Pin Definition of Bluetooth UART Interface	48
Table 17: Pin Definition of SPI Interface	49
Table 18: Pin Definition of PCM and I2C Interfaces	52
Table 19: Pin Definition of the ADC Interface	53
Table 20: Characteristics of ADC Interfaces	53
Table 21: Pin Definition of NET_MODE and NET_STATUS	54
Table 22: Working Status of NET_MODE and NET_STATUS	54
Table 23: Pin Definition of STATUS	55
Table 24: Default Behavior of MAIN_RI	56
Table 25: Pin Definition of PCIe Interface	56
Table 26: PCIe Trace Length Inside the Module	58
Table 27: Pin Definition of SDIO Interface*	58
Table 28: Pin Definition of RFFE Interfaces* for Antenna Tuner Control	60
Table 29: Pin Definition of USB_BOOT Interface	60
Table 30: Pin Definition of the Main/Rx-diversity/MIMO Antenna Interfaces	62
Table 31: Frequency Bands	62
Table 32: Tx Power	64
Table 33: EG060K-EA & EG120K-EA Dual-Antenna Conducted RF Rx Sensitivity	64
Table 34: EG060K-NA & EG120K-NA Dual-Antenna Conducted RF Rx Sensitivity	65
Table 33: EG060K-LA & EG120K-LA Dual-Antenna Conducted RF Rx Sensitivity	66
Table 35: Pin Definition of GNSS Antenna Interface	69
Table 36: GNSS Frequency	69
Table 37: GNSS Performance	
Table 38: Antenna Design Requirements	73
Table 39: Absolute Maximum Ratings	76



Table 40: Power Supply Ratings	77
Table 41: EG060K-EA Power Consumption	77
Table 42: EG120K-EA Power Consumption	79
Table 42: EG060K-NA & EG120K-NA Power Consumption	80
Table 41: EG060K-LA Power Consumption	81
Table 42: EG120K-LA Power Consumption	83
Table 42: VDD_EXT I/O Requirements	
Table 43: SDIO_VDD Low-voltage I/O Requirements	85
Table 44: SDIO_VDD High-voltage I/O Requirements	
Table 45: VDD_USIM High/Low-voltage I/O Requirements	85
Table 46: Electrostatic Discharge Characteristics (Temperature: 25 °C, Humidity: 45 %)	86
Table 47: Operating and Storage Temperatures	
Table 48: Recommended Thermal Profile Parameters	95
Table 49: Carrier Tape Dimension Table (Unit: mm)	97
Table 50: Plastic Reel Dimension Table (Unit: mm)	98
Table 51: Related Documents	100
Table 52: Term and Abbreviation	100



# Figure Index

Figure 1: Functional Diagram	19
Figure 2: Pin Assignment (Top View)	21
Figure 3: DRX Run Time and Power Consumption in Sleep Mode	30
Figure 4: Sleep Mode Application via UART Interfaces	30
Figure 5: Sleep Mode Application with USB Remote Wake-up	31
Figure 6: Sleep Mode Application with MAIN_RI	32
Figure 7: Sleep Mode Application without Suspend Function	32
Figure 8: Power Supply Limits during Burst Transmission	34
Figure 9: Star Structure of the Power Supply	35
Figure 10: Reference Circuit of Power Supply	36
Figure 11: Turn On the Module with a Driving Circuit	37
Figure 12: Turn On the Module Using a Button	37
Figure 13: Timing of Turning On Module	38
Figure 14: Timing of Turning Off the Module	39
Figure 15: Reference Circuit of RESET_N with a Driving Circuit	40
Figure 16: Timing of Resetting the Module	40
Figure 17: Reference Circuit of a (U)SIM Interface with an 8-Pin (U)SIM Card Connector	43
Figure 18: Reference Circuit of a (U)SIM Interface with a 6-Pin (U)SIM Card Connector	43
Figure 19: Reference Circuit of USB Application	45
Figure 20: Reference Circuit with an IC	48
Figure 21: Reference Circuit with MOSFETs	49
Figure 22: Reference Circuit of PCM and SPI Application with SLIC	50
Figure 23: Primary Mode Timing	51
Figure 24: Auxiliary Mode Timing	51
Figure 25: Reference Circuit of PCM and I2C Application with Audio Codec	52
Figure 26: Reference Circuit of the Network Indicator	55
Figure 27: Reference Circuits of STATUS	55
Figure 28: PCIe Interface Reference Circuit (RC Mode)	57
Figure 29: Reference Circuit of SD Card Application	59
Figure 30: Reference Circuit of USB_BOOT	61
Figure 31: Reference Circuit of RF Antenna Interfaces	68
Figure 32: Reference Circuit of GNSS Antenna Interface	70
Figure 33: Microstrip Design on a 2-layer PCB	71
Figure 34: Coplanar Waveguide Design on a 2-layer PCB	71
Figure 35: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)	72
Figure 36: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)	72
Figure 37: Dimensions of the U.FL-R-SMT Connector (Unit: mm)	74
Figure 38: Mechanicals of U.FL-LP Connectors	74
Figure 39: Space Factor of Mating Plugs (Unit: mm)	75
Figure 40: Placement and Fixing of the Heatsink	87
Figure 41: Module Top and Side Dimensions (Top View)	88



Figure 42: Module Bottom Dimensions (Bottom View, Unit: mm)	. 89
Figure 43: Recommended Footprint (Top View, Unit: mm)	. 90
Figure 44: Top and Bottom Views of EG060K-EA	. 91
Figure 45: Top and Bottom Views of EG060K-NA	. 91
Figure 45: Top and Bottom Views of EG060K-LA	. 92
Figure 45: Top and Bottom Views of EG120K-EA	. 92
Figure 45: Top and Bottom Views of EG120K-NA	. 92
Figure 45: Top and Bottom Views of EG120K-LA	. 93
Figure 46: Reflow Soldering Thermal Profile	. 95
Figure 47: Carrier Tape Dimension Drawing	. 97
Figure 48: Plastic Reel Dimension Drawing	. 98
Figure 49: Packaging Process	99



# 1 Introduction

This document defines EG060K and EG120K series modules and describes their air and hardware interfaces which are connected to your applications.

With this document, you can quickly understand module interface, electrical and mechanical specifications, as well as other related information of the module. The document, coupled with application notes and user guides, makes it easy to design and set up mobile applications with the module.

### FCC Certification Requirements.

According to the definition of mobile and fixed device is described in Part 2.1091(b), this device is a mobile device.

And the following conditions must be met:

- 1. This Modular Approval is limited to OEM installation for mobile and fixed applications only. The antenna installation and operating configurations of this transmitter, including any applicable source-based timeaveraging duty factor, antenna gain, and cable loss must satisfy MPE categorical Exclusion Requirements of 2.1091.
- 2. The EUT is a mobile device; maintain at least a 20 cm separation between the EUT and the user's body and must not transmit simultaneously with any other antenna or transmitter.
- 3. A label with the following statements must be attached to the host end product: This device contains EG120K-NA FCC ID: XMR2022EG120KNA

EG060K-NA FCC ID: XMR2022EG060KNA

- 4. This module must not transmit simultaneously with any other antenna or transmitter
- 5. The host end product must include a user manual that clearly defines operating requirements and conditions that must be observed to ensure compliance with current FCC RF exposure guidelines.

For portable devices, in addition to the conditions 3 through 6 described above, a separate approval is required to satisfy the SAR requirements of FCC Part 2.1093

If the device is used for other equipment that separate approval is required for all other operating configurations, including portable configurations with respect to 2.1093 and different antenna configurations.

For this device, OEM integrators must be provided with labeling instructions of finished products.

Please refer to KDB784748 D01 v07, section 8. Page 6/7 last two paragraphs:

A certified modular has the option to use a permanently affixed label, or an electronic label. For a permanently affixed label, the module must be labeled with an FCC ID - Section 2.926 (see 2.2 Certification (labeling requirements) above). The OEM manual must provide clear instructions explaining to the OEM the labeling requirements, options and OEM user manual instructions that are required (see next paragraph).

For a host using a certified modular with a standard fixed label, if (1) the module's FCC ID is not visible



when installed in the host, or (2) if the host is marketed so that end users do not have straightforward commonly used methods for access to remove the module so that the FCC ID of the module is visible; then an additional permanent label referring to the enclosed module:

EG120K-NA: "Contains Transmitter Module FCC ID: XMR2022EG120KNA" or "Contains FCC ID: XMR2022EG120KNA"

EG060K-NA: "Contains Transmitter Module FCC ID: XMR2022EG060KNA" or "Contains FCC ID: XMR2022EG060KNA"

The host OEM user manual must also contain clear instructions on how end users can find and/or access the module and the FCC ID.

The final host / module combination may also need to be evaluated against the FCC Part 15B criteria for unintentional radiators in order to be properly authorized for operation as a Part 15 digital device.

The user's manual or instruction manual for an intentional or unintentional radiator shall caution the user that changes, or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment. In cases where the manual is provided only in a form other than paper, such as on a computer disk or over the Internet, the information required by this section may be included in the manual in that alternative form, provided the user can reasonably be expected to have the capability to access information in that form.

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions:

(1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the manufacturer could void the user's authority to operate the equipment.

To ensure compliance with all non-transmitter functions the host manufacturer is responsible for ensuring compliance with the module(s) installed and fully operational. For example, if a host was previously authorized as an unintentional radiator under the Supplier's Declaration of Conformity procedure without a transmitter certified module and a module is added, the host manufacturer is responsible for ensuring that the after the module is installed and operational the host continues to be compliant with the Part 15B unintentional radiator requirements.

### **Manual Information to the End User**

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual.

### **IC Statement**

**IRSS-GEN** 

"This device complies with Industry Canada's licence-exempt RSSs. Operation is subject to the following two conditions: (1) This device may not cause interference; and (2) This device must accept any interference, including interference that may cause undesired operation of the device." or "Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

1) l'appareil ne doit pas produire de brouillage; 2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement."

Déclaration sur l'exposition aux rayonnements RF

L'autre utilisé pour l'émetteur doit être installé pour fournir une distance de séparation d'au moins 20 cm



de toutes les personnes et ne doit pas être colocalisé ou fonctionner conjointement avec une autre antenne ou un autre émetteur.

The host product shall be properly labeled to identify the modules within the host product.

The Innovation, Science and Economic Development Canada certification label of a module shall be clearly visible at all times when installed in the host product; otherwise, the host product must be labeled to display the Innovation, Science and Economic Development Canada certification number for the module, preceded by the word "Contains" or similar wording expressing the same meaning, as follows:

EG120K-NA: "Contains IC: 10224A-022EG120KNA" or "where: 10224A-022EG120KNA is the module's certification number"

EG060K-NA: "Contains IC: 10224A-022EG060KNA" or "where: 10224A-022EG060KNA is the module's certification number"

Le produit hôte doit être correctement étiqueté pour identifier les modules dans le produit hôte.

L'étiquette de certification d'Innovation, Sciences et Développement économique Canada d'un module doit être clairement visible en tout temps lorsqu'il est installédans le produit hôte; sinon, le produit hôte doit porter une étiquette indiquant le numéro de certification d'Innovation, Sciences et Développement économique Canada pour le module, précédé du mot «Contient» ou d'un libellé semblable exprimant la même signification, comme suit:

EG120K-NA: "Contient IC: 10224A-022EG120KNA" ou "où: 10224A-022EG120KNA est le numéro de certification du module".

EG060K-NA: "Contient IC: 10224A-022EG060KNA" ou "où: 10224A-022EG060KNA est le numéro de certification du module".

# 1.1. Special Marks

**Table 1: Special Marks** 

Mark	Definition	
*	Unless otherwise specified, when an asterisk (*) is used after a function, feature, interface, pin name, AT command, or argument, it indicates that the function, feature, interface, pin, AT command, or argument is under development and currently not supported; and the asterisk (*) after a model indicates that the sample of the model is currently unavailable.	
[]	Brackets ([]) used after a pin enclosing a range of numbers indicate all pins of the same type. For example, SDIO_DATA[0:3] refers to all four SDIO pins: SDIO_DATA0, SDIO_DATA1, SDIO_DATA2, and SDIO_DATA3.	



# **2** Product Overview

The module is a LTE-FDD/LTE-TDD/WCDMA wireless communication module with receive diversity. It provides data connectivity on LTE-FDD, LTE-TDD, DC-HSDPA, HSPA+, HSDPA, HSUPA and WCDMA networks.

The module supports embedded operating systems such as Windows, Linux and Android. It also provides GNSS <sup>1</sup> and voice functionality <sup>2</sup> to meet specific application demands.

### 2.1. Frequency Bands and Functions

The following table shows the frequency bands and GNSS systems supported by the module. For details about CA combinations, see *documents* [1] and [2]

Table 2: Frequency Bands and GNSS Types of EG060K& EG120KSeries

Mode	EG060K-EA	EG120K-EA	EG060K-NA	EG120K-NA
LTE-FDD (with Rx- diversity)	B1/B3/B5/B7/B8/B 20/B28/B32 <sup>3</sup>	B1 <sup>4</sup> /B3 <sup>4</sup> /B5/B7 <sup>4</sup> /B8/B20/B28/B32 <sub>3</sub>	B2 <sup>4</sup> /B4 <sup>4</sup> /B5/B7 <sup>4</sup> /B12/B13/B14/B25 <sup>4</sup> /B26/B29/B30 <sup>4</sup> /B66 <sup>4</sup> /B71	B2 <sup>4</sup> /B4 <sup>4</sup> /B5/B7 <sup>4</sup> /B12/B13/B14/B25 <sup>4</sup> /B26/B29/B3S0 <sup>4</sup> /B66 <sup>4</sup> /B7 1
LTE-TDD (with Rx- diversity)	B38/B40/B41	B38 <sup>4</sup> /B40 <sup>4</sup> /B41 <sup>4</sup>	B41 <sup>4</sup> /B48 <sup>4</sup>	B41 <sup>4</sup> /B48 <sup>4</sup>
WCDMA (with Rx- diversity)	B1/B3/B5/B8	B1/B3/B5/B8	1	1
GNSS	GPS, GLONASS, BDS, Galileo	GPS, GLONASS, BDS, Galileo	GPS, GLONASS, BDS, Galileo	GPS, GLONASS, BDS, Galileo

1

<sup>&</sup>lt;sup>1</sup> GNSS function is optional.

<sup>&</sup>lt;sup>2</sup> EG060K-EA and EG120K-EA modules contain **Data + Voice** version and **Data-only** version. **Data + Voice** version supports voice and data functions, while **Data-only** version only supports data function.

<sup>&</sup>lt;sup>3</sup> LTE-FDD B32, B29 supports Rx only and is only for secondary component carrier.

<sup>&</sup>lt;sup>4</sup> Supports 4 × 4 MIMO antennas.



Mode	EG060K-LA	EG120K-LA
LTE-FDD (with Rx-diversity)	B2 <sup>4</sup> /B4 <sup>4</sup> /B5/B7 <sup>4</sup> /B8/B25 <sup>4</sup> /B28/B66 <sup>4</sup>	B2 <sup>4</sup> /B4 <sup>4</sup> /B5/B7 <sup>4</sup> /B8/B25 <sup>4</sup> /B28/B66 <sup>4</sup>
LTE-TDD (with Rx-diversity)	B42 <sup>4</sup> /B43	B42 <sup>4</sup> /B43
WCDMA (with Rx-diversity)	B2/B4/B5/B8	B2/B4/B5/B8
GNSS	GPS, GLONASS, BDS, Galileo	GPS, GLONASS, BDS, Galileo

With a compact profile of 37.0 mm  $\times$  39.5 mm  $\times$  2.8 mm, the module meets most of requirements for M2M applications such as security, 4G router, CPE, wireless POS terminal, mobile computing device, PDA phone, and tablet PC. The module is an SMD type module and can be embedded in applications through its 299 LGA pins.

# 2.2. Key Features

**Table 3: Key Features** 

Feature	Details		
Dower Supply	<ul> <li>Supply voltage range: 3.3–4.4 V</li> </ul>		
Power Supply	<ul> <li>Typical supply voltage: 3.8 V</li> </ul>		
Transmitting Dower	<ul> <li>Class 3 (23 dBm ±2 dB) for LTE bands</li> </ul>		
Transmitting Power	<ul> <li>Class 3 (23 dBm ±2 dB) for WCDMA bands</li> </ul>		
	● EG060K-EA		
	<ul> <li>Supports 3GPP Rel-12 Cat 6 FDD and TDD</li> </ul>		
LTE Features	<ul> <li>Supports uplink QPSK and 16QAM modulation</li> </ul>		
LTE realules	<ul> <li>Supports downlink QPSK, 16QAM and 64QAM modulation</li> </ul>		
	<ul> <li>Supports 1.4 MHz to 40 MHz (2CA) RF bandwidth</li> </ul>		
	<ul><li>FDD: Max. 300 Mbps (DL)/50 Mbps (UL)</li></ul>		



- TDD: Max. 226 Mbps (DL)/28 Mbps (UL)
- EG120K-EA
- Supports 3GPP Rel-12 Cat 12 FDD and TDD
- Supports uplink QPSK,16QAM and 64QAM modulation
- Supports downlink QPSK, 16QAM, 64QAM and 256QAM modulation
- Supports 1.4 MHz to 60 MHz (3CA) RF bandwidth
- Supports 4 × 4 MIMO in DL direction
- FDD: Max. 600 Mbps (DL)/150 Mbps (UL)
- TDD: Max. 430 Mbps (DL)/90 Mbps (UL)
- EG060K-NA
- Supports 3GPP Rel-12 Cat 6 FDD and TDD
- Supports uplink QPSK and 16QAM modulation
- Supports downlink QPSK, 16QAM and 64QAM modulation
- Supports 1.4 MHz to 40 MHz (2CA) RF bandwidth
- Supports 4 × 4 MIMO in DL direction
- FDD: Max. 300 Mbps (DL)/50 Mbps (UL)
- TDD: Max. 226 Mbps (DL)/28 Mbps (UL)
- EG120K-NA
- Supports 3GPP Rel-12 Cat 12 FDD and TDD
- Supports uplink QPSK,16QAM and 64QAM modulation
- Supports downlink QPSK, 16QAM, 64QAM and 256QAM modulation
- Supports 1.4 MHz to 60 MHz (3CA) RF bandwidth
- Supports 4 × 4 MIMO in DL direction
- FDD: Max. 600 Mbps (DL)/150 Mbps (UL)
- TDD: Max. 430 Mbps (DL)/90 Mbps (UL)
- EG060K-LA
- Supports 3GPP Rel-12 Cat 6 FDD and TDD
- Supports uplink QPSK and 16QAM modulation
- Supports downlink QPSK, 16QAM and 64QAM modulation
- Supports 1.4 MHz to 40 MHz (2CA) RF bandwidth
- Supports 4 × 4 MIMO in DL direction
- FDD: Max. 300 Mbps (DL)/50 Mbps (UL)
- TDD: Max. 226 Mbps (DL)/28 Mbps (UL)
- EG120K-LA
- Supports 3GPP Rel-12 Cat 12 FDD and TDD
- Supports uplink QPSK,16QAM and 64QAM modulation
- Supports downlink QPSK, 16QAM, 64QAM and 256QAM modulation
- Supports 1.4 MHz to 60 MHz (3CA) RF bandwidth
- Supports 4 × 4 MIMO in DL direction
- FDD: Max. 600 Mbps (DL)/150 Mbps (UL)
- TDD: Max. 430 Mbps (DL)/90 Mbps (UL)

### UMTS Features

- Supports 3GPP Rel-9 DC-HSDPA, HSPA+, HSDPA, HSUPA and WCDMA
- Supports QPSK, 16QAM and 64QAM modulation



	<ul> <li>Max. transmission data rates:</li> <li>DC-HSDPA: 42 Mbps</li> <li>DC-HSUPA: 5.76 Mbps</li> <li>WCDMA: 384 kbps (DL)/384 kbps (UL)</li> </ul>
Internet Protocol Features	Supports QMI/MBIM/NITZ/HTTP/HTTPS/FTP/LwM2M*/PING* protocols
SMS	<ul> <li>Text and PDU mode</li> <li>Point-to-point MO and MT</li> <li>SMS cell broadcast</li> <li>SMS storage: ME by default</li> </ul>
(U)SIM Interfaces	<ul><li>Supports (U)SIM card: 1.8/3.0 V</li><li>Supports Dual (U)SIM Single Standby</li></ul>
Audio Features	<ul> <li>Provides one digital audio interface: PCM interface</li> <li>LTE: AMR/AMR-WB</li> <li>Supports echo cancellation and noise suppression</li> </ul>
PCM Interface	<ul> <li>Used for audio function with an external codec or SLIC</li> <li>Supports 16-bit linear data format</li> <li>Supports long and short frame synchronization</li> <li>Supports master and slave modes, but the module must work as master in long frame synchronization</li> </ul>
USB Interface	<ul> <li>Complies with USB 3.0 and 2.0 specifications, with max. transmission rates up to 5 Gbps on USB 3.0 and 480 Mbps on USB 2.0</li> <li>Used for AT command communication, data transmission, firmware upgrade, software debugging, GNSS NMEA sentence output, and voice over USB*</li> <li>Supports USB serial drivers for:</li> </ul>
UART Interfaces	Windows 7/8/8.1/10/11, Linux 2.6–5.15, Android 4.x–12.x  Main UART interface:  Used for AT command communication and data transmission  Baud rate reaches up to 921600 bps, 115200 bps by default  Supports RTS and CTS hardware flow control  Debug UART interface:  Used for Linux console and log output  115200 bps baud rate  Bluetooth UART interface*:  Multiplexed from SPI interface  Used for Bluetooth communication  115200 bps baud rate
SPI Interface	<ul><li>Works in master mode only</li><li>Max. clock frequency rate: 50 MHz</li></ul>
PCIe Interface	<ul> <li>Complies with PCI Express Base Specification Revision 2.0</li> <li>PCle × 1, supporting 5 Gbps per lane</li> <li>Used for data transmission</li> <li>RC mode only</li> </ul>



eSIM	Optional
Rx-diversity	Supports LTE/WCDMA Rx-diversity
GNSS Features	<ul> <li>Supports GPS, GLONASS, BDS, and Galileo</li> <li>Protocol: NMEA 0183</li> <li>Data update rate: 1 Hz</li> </ul>
AT Commands	<ul> <li>Complies with 3GPP TS 27.007 and 3GPP TS 27.005</li> <li>Quectel enhanced AT commands</li> </ul>
Network Indication	Two pins (NET_MODE and NET_STATUS) indicate network connectivity status
Antenna Interfaces	<ul><li>ANT[0:3]</li><li>ANT_GNSS</li><li>50 Ω impedance</li></ul>
Physical Characteristics	<ul> <li>Dimensions: (37.0 ±0.2) mm × (39.5 ±0.2) mm × (2.8 ±0.2) mm</li> <li>Package: LGA</li> <li>Weight: approx. 9.1 g</li> </ul>
Temperature Range	<ul> <li>Operating temperature range: -30 to +75 °C <sup>5</sup></li> <li>Extended temperature range: -40 to +85 °C <sup>6</sup></li> <li>Storage temperature range: -40 to +90 °C</li> </ul>
Firmware Upgrade	<ul><li>USB 2.0</li><li>DFOTA</li></ul>
RoHS	All hardware components are fully compliant with EU RoHS directive

<sup>5</sup> 

To meet this operating temperature range, additional thermal dissipation improvements are required, such as passive or active heatsink, heat-pipe, vapor chamber, cold-plate etc. Within this operation temperature range, the module can meet 3GPP specifications.

<sup>&</sup>lt;sup>6</sup> To meet this extended temperature range, additional thermal dissipation improvements are required, such as passive or active heatsink, heat-pipe, vapor chamber, cold-plate etc. Within this extended temperature range, the module remains the ability to establish and maintain functions like SMS, without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as Pout, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again.



# 2.3. Functional Diagram

The following figure shows a block diagram of the module and illustrates the major functional parts.

- Power management
- Baseband
- LPDDR2 SDRAM + NAND flash
- Radio frequency
- Peripheral interfaces





Figure 1: Functional Diagram



# 2.4. Pin Assignment





### Figure 2: Pin Assignment (Top View)

### NOTE

- 1. Keep all RESERVED pins and unused pins unconnected.
- 2. GND pins should be connected to ground in the design.

# 2.5. Pin Description

**Table 4: I/O Parameters Definition** 

Туре	Description
Al	Analog Input
AO	Analog Output
AIO	Analog Input/Output
DI	Digital Input
DO	Digital Output
DIO	Digital Input/Output
OD	Open Drain
PI	Power Input
PO	Power Output

**Table 5: Pin Description** 

Power Supply					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
VBAT_BB	155, 156	PI	Power supply for the module's baseband part.	Vmax = 4.4 V	Sufficient current up to 1 A is requisite.
VBAT_RF	85–88	PI	Power supply for the module's RF part.	- Vmin = 3.3 V Vnom = 3.8 V	A transmitting burst requires a sufficient current up to 1.5 A.



VDD_EXT	168	РО	Provide 1.8 V for external circuit.	Vnom = 1.8 $VI$ omax = 50 $m$ A	-
VDD_RF	162	РО	Provide 2.85 V for external RF circuit.	Vnom = 2.7 V I <sub>O</sub> max = 120 mA	If unused, keep it open.
GND	100, 102	-106, 10	, 30, 31, 35, 39, 44, 45, 5	4, 55, 63, 64, 69, 70, 75, 6, 128–133, 141, 142, 14	76, 81–84, 89, 90, 92–94, 96– 8, 153, 154, 157, 158, 167, 174
Turn On/Off					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
RESET_N	1	DI	Reset the module	V <sub>IH</sub> min = 1.17 V	Pulled up to 1.8 V
PWRKEY	2	DI	Turn on/off the module	$V_{IL}$ max = 0.54 V	internally. Active low.
Status Indication					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
NET_MODE	147	DO	Indicate the module's network registration mode		
NET_STATUS	170	DO	Indicate the module's network activity status	VDD_EXT	If unused, keep them open.
STATUS	171	DO	Indicate the module's operation status		
SLEEP_IND	144	DO	Sleep indication	-	
(U)SIM Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USIM1_DET	25	DI	(U)SIM1 card insertion detect	VDD_EXT	If unused, keep it open.
USIM1_VDD	26	PO	(U)SIM1 card power supply	High-voltage: Vmax = 3.05 V Vnom = 2.85 V Vmin = 2.7 V Low-Voltage:	-
				Vmax = 1.95 V Vnom = 1.8 V Vmin = 1.65 V	
USIM1_CLK	27	DO	(U)SIM1 card clock	USIM1_VDD	



USIM1_RST   28   DO   (U)SIM1 card reset   -							
USIM2_VDD	USIM1_RST	28	DO	(U)SIM1 card reset		-	
USIM2_VDD	USIM1_DATA	29	DIO	(U)SIM1 card data		-	
USIM2_DATA         77         DIO         (U)SIM2 card data         USIM2_VDD         unused, keep it open.           USIM2_DET         78         DI         (U)SIM2 card insertion detect         VDD_EXT         If (U)SIM2 interface is unused, keep it open.           USIM2_RST         79         DO         (U)SIM2 card reset         USIM2_VDD         If (U)SIM2 interface is unused, keep them open.           USIM2_CLK         80         DO         (U)SIM2 card clock         USIM2_VDD         If (U)SIM2 interface is unused, keep them open.           USB Interface <td a="" company="" of="" properties="" rows="" t<="" td="" the=""><td>USIM2_VDD</td><td>74</td><td>РО</td><td></td><td>Vmax = 3.05 V Vnom = 2.85 V Vmin = 2.7 V <b>Low-Voltage:</b> Vmax = 1.95 V Vnom = 1.8 V</td><td>,</td></td>	<td>USIM2_VDD</td> <td>74</td> <td>РО</td> <td></td> <td>Vmax = 3.05 V Vnom = 2.85 V Vmin = 2.7 V <b>Low-Voltage:</b> Vmax = 1.95 V Vnom = 1.8 V</td> <td>,</td>	USIM2_VDD	74	РО		Vmax = 3.05 V Vnom = 2.85 V Vmin = 2.7 V <b>Low-Voltage:</b> Vmax = 1.95 V Vnom = 1.8 V	,
USIM2_DET         78         DI insertion detect         VDD_EXT         unused, keep it open.           USIM2_RST         79         DO         (U)SIM2 card reset         USIM2_VDD         If (U)SIM2 interface is unused, keep them open.           USB Interface         Pin Name         Pin No. I/O         Description         DC Characteristics         Comment           USB_VBUS         32         DI         USB connection detect         Description         DC Characteristics         Comment           USB_VBUS         32         DI         USB connection detect         - Void of the connection detect         Void of the connection detect         - Void of the connection detect <td>USIM2_DATA</td> <td>77</td> <td>DIO</td> <td>(U)SIM2 card data</td> <td>USIM2_VDD</td> <td></td>	USIM2_DATA	77	DIO	(U)SIM2 card data	USIM2_VDD		
USIM2_CLK         80         DO         (U)SIM2 card clock         USIM2_VDD         If (0)SIM2 interface is unused, keep them open.           USB Interface         Pin Name         Pin No.         I/O         Description         DC Characteristics         Comment           USB_VBUS         32         DI         USB connection detect         -         Vmin = 3.3 V Vnin = 3.3 V Vnin = 3.3 V Vnin = 3.5 V Vmax = 5.25 V           USB_DM         33         AIO         USB 2.0 differential data (-)         Comply with USB 2.0 specifications. Require differential impedance of 90 Ω.           USB_SS_TX_M         37         AO         USB 3.0 super-speed transmit (-)         Comply with USB 3.0 specifications. Require differential impedance of 90 Ω.           USB_SS_TX_P         40         AI         USB 3.0 super-speed receive (+)         Require differential impedance of 90 Ω.           USB_SS_RX_M         41         AI         USB 3.0 super-speed receive (-)         VDD_EXT         If unused, keep them open.	USIM2_DET	78	DI		VDD_EXT		
USB Interface         Pin Name         Pin No.         I/O         Description         DC Characteristics         Comment           USB_VBUS         32         DI         USB connection detect         -         Vrin = 3.3 V Vrom = 5 V Vrom = 5 V Vrom = 5 V Vrom = 5.25 V           USB_DM         33         AIO         USB 2.0 differential data (-)         Comply with USB 2.0 specifications. Require differential impedance of 90 Ω.           USB_SS_TX_M         37         AO         USB 3.0 super-speed transmit (-)         Comply with USB 3.0 specifications. Require differential impedance of 90 Ω.           USB_SS_RX_P         40         AI         USB 3.0 super-speed receive (+)         Require differential impedance of 90 Ω.           USB_SS_RX_M         41         AI         USB 3.0 super-speed receive (-)         Require differential impedance of 90 Ω.           USB_ID*         36         DI         USB ID detect         VDD_EXT         If unused, keep them open.	USIM2_RST	79	DO	(U)SIM2 card reset	USIM2_VDD		
Pin Name         Pin No.         I/O         Description         DC Characteristics         Comment           USB_VBUS         32         DI         USB connection detect         -         -         Vmin = 3.3 V Vnom = 5 V Vnom = 5 V Vnom = 5 V Vmax = 5.25 V           USB_DM         33         AIO         USB 2.0 differential data (-)         Comply with USB 2.0 specifications. Require differential impedance of 90 Ω.           USB_DP         34         AIO         USB 3.0 super-speed transmit (-)         Comply with USB 3.0 Super-speed transmit (+)           USB_SS_TX_P         38         AO         USB 3.0 super-speed transmit (+)         Comply with USB 3.0 Super-speed transmit (+)           USB_SS_RX_P         40         AI         USB 3.0 super-speed receive (+)         Require differential impedance of 90 Ω.           USB_SS_RX_M         41         AI         USB 3.0 super-speed receive (-)         VDD_EXT         If unused, keep them ope	USIM2_CLK	80	DO	(U)SIM2 card clock	_	unused, keep them open.	
USB_VBUS       32       Detection threshold:         USB_DM       33       AIO       USB 2.0 differential data (-)       Comply with USB 2.0 specifications.         USB_DP       34       AIO       USB 2.0 differential data (+)       Require differential impedance of 90 Ω.         USB_SS_TX_M       37       AO       USB 3.0 super-speed transmit (-)       Comply with USB 3.0         USB_SS_TX_P       38       AO       USB 3.0 super-speed transmit (+)       Comply with USB 3.0         USB_SS_RX_P       40       AI       USB 3.0 super-speed receive (+)       Require differential impedance of 90 Ω.         USB_SS_RX_M       41       AI       USB 3.0 super-speed receive (-)       Impedance of 90 Ω.         USB_ID*       36       DI       USB ID detect       VDD_EXT       If unused, keep them open	USB Interface						
USB_VBUS         32         DI         USB connection detect         Vmin = 3.3 V Vnom = 5 V Vnom = 5 V Vmax = 5.25 V           USB_DM         33         AIO         USB 2.0 differential data (-)         Comply with USB 2.0 specifications.           USB_DP         34         AIO         USB 2.0 differential data (+)         Require differential impedance of 90 Ω.           USB_SS_TX_M         37         AO         USB 3.0 super-speed transmit (-)         Comply with USB 3.0 Specifications.           USB_SS_TX_P         38         AO         USB 3.0 super-speed transmit (+)         Require differential impedance of 90 Ω.           USB_SS_RX_P         40         AI         USB 3.0 super-speed receive (+)         Require differential impedance of 90 Ω.           USB_SS_RX_M         41         AI         USB 3.0 super-speed receive (-)         Impedance of 90 Ω.           USB_ID*         36         DI         USB ID detect         VDD_EXT         If unused, keep them open	Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
USB_DM 33 AIO data (-)  USB_DP 34 AIO USB 2.0 differential data (+)  USB_SS_TX_M 37 AO USB 3.0 super-speed transmit (-)  USB_SS_TX_P 38 AO USB 3.0 super-speed transmit (+)  USB_SS_RX_P 40 AI USB 3.0 super-speed receive (+)  USB_SS_RX_M 41 AI USB 3.0 super-speed receive (-)  USB_ID* 36 DI USB ID detect  VDD_EXT If unused, keep them open	USB_VBUS	32	DI		-	Vmin = 3.3 V Vnom = 5 V	
USB_DP 34 AIO data (+) impedance of 90 Ω.  USB_SS_TX_M 37 AO USB 3.0 super-speed transmit (-)  USB_SS_TX_P 38 AO USB 3.0 super-speed transmit (+) specifications.  USB_SS_RX_P 40 AI USB 3.0 super-speed receive (+)  USB_SS_RX_M 41 AI USB 3.0 super-speed receive (-)  USB_ID* 36 DI USB ID detect VDD_EXT If unused, keep them ope	USB_DM	33	AIO				
USB_SS_TX_M 37 A0 transmit (-)  USB_SS_TX_P 38 A0 USB 3.0 super-speed transmit (+)  USB_SS_RX_P 40 AI USB 3.0 super-speed receive (+)  USB_SS_RX_M 41 AI USB 3.0 super-speed receive (-)  USB_ID* 36 DI USB ID detect  VDD_EXT Comply with USB 3.0 comply with USB 3.0 super-speed impedance of 90 Ω.	USB_DP	34	AIO		_		
USB_SS_TX_P 38 AO transmit (+)  USB_SS_RX_P 40 AI USB 3.0 super-speed receive (+)  USB_SS_RX_M 41 AI USB 3.0 super-speed receive (-)  USB_ID* 36 DI USB ID detect  VDD_EXT If unused, keep them oper	USB_SS_TX_M	37	AO				
USB_SS_RX_P         40         AI         receive (+)         impedance of 90 Ω.           USB_SS_RX_M         41         AI         USB 3.0 super-speed receive (-)           USB_ID*         36         DI         USB ID detect           VDD_EXT         If unused, keep them oper	USB_SS_TX_P	38	АО		_		
USB_SS_RX_M 41 Al receive (-)  USB_ID* 36 DI USB ID detect VDD_EXT If unused, keep them ope	USB_SS_RX_P	40	Al		- <b>-</b>	·	
VDD_EXT If unused, keep them ope	USB_SS_RX_M	41	Al		-		
	USB_ID*	36	DI	USB ID detect	VDD EVT		
	OTG_PWR_EN*	143	DO	OTG power control	- VDD_FX1	If unused, keep them oper	



SDIO Interface*						
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
VDD_P2	135	PI	Power input for SDIO interface		If a SD card is used, connect VDD_P2 to SDIO_VDD. If unused, connect VDD_P2 to VDD_EXT.	
SDIO_VDD	46	РО	SD card application: SDIO pull up power source	High-voltage: Vmax = 3.05 V Vnom = 2.85 V Vmin = 2.7 V  Low-Voltage: Vmax = 1.95 V Vnom = 1.8 V Vmin = 1.65 V	Cannot work as SD card power supply. SD card must be powered by an external power supply.	
SDIO_DATA0	49	DIO	SDIO data bit 0	_		
SDIO_DATA1	50	DIO	SDIO data bit 1	_		
SDIO_DATA2	47	DIO	SDIO data bit 2	SDIO VDD	If unused, keep them open.	
SDIO_DATA3	48	DIO	SDIO data bit 3	- SDIO_VDD	п инизец, кеер шет ореп.	
SDIO_CMD	51	DIO	SDIO command	_		
SDIO_CLK	53	DO	SDIO clock	-		
SDIO_DET	52	DI	SD card detect	VDD_EXT	If unused, keep it open.	
Main UART Interfa	ace					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment	
MAIN_CTS	56	DO	Main UART clear to send	_		
MAIN_RTS	57	DI	Main UART request to send	_		
MAIN_RXD	58	DI	Main UART receive	VDD_EXT	If unused, keep them open.	
MAIN_DCD	59	DO	Main UART data carrier detect	_		
MAIN_TXD	60	DO	Main UART transmit			



MAIN_RI	61	DO	Main UART ring indication		
MAIN_DTR	62	DI	Main UART data terminal ready		Pulled up by default. Pulling low will awaken the module. If unused, keep it open. Sleep mode control.
Debug UART Int	erface				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
DBG_RXD	136	DI	Debug UART receive	VDD EVT	If unused least them ones
DBG_TXD	137	DO	Debug UART transmit	VDD_EXT	If unused, keep them open
SPI Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SPI_MOSI	163	DO	SPI master output slave input		If unused, keep it open. It can be multiplexed into BT_TXD*.
SPI_CLK	164	DO	SPI clock		If unused, keep it open. It can be multiplexed into BT_CTS*.
SPI_MISO	165	DI	SPI master input slave output	· VDD_EXT	If unused, keep it open.  It can be multiplexed into  BT_RXD*.
SPI_CS	166	DO	SPI chip select		If unused, keep it open. It can be multiplexed into BT_RTS*.
PCM and I2C Int	erfaces				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
I2C_SDA	42	OD	I2C serial data (for an external codec)		An external pull-up resisto
I2C_SCL	43	OD	I2C serial clock (for an external codec)		is requisite. If unused, keep them oper
PCM_SYNC	65	DIO	PCM data frame sync	VDD_EXT	Output signal in master mode. Input signal in slave mode If unused, keep it open.



PCM_CLK	67	DIO	PCM clock		Output signal in master mode. Input signal in slave mode. If unused, keep it open.
PCM_DOUT	68	DO	PCM data output	-	If unused, keep it open.
I2S_MCLK	152	DO	Clock output for codec	-	Provide a digital clock output for an external codec.  If unused, keep it open.
Antenna Interface	s				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ANT0	107	AIO	Main antenna interface		50 Ω impedance
ANT1	127	Al	Rx-diversity antenna interface	-	
ANT2	101	Al	4 × 4 MIMO antenna		50 Ω impedance
ANT3	113	Al	interface		If unused, keep them open.
ANT_GNSS	119	Al	GNSS antenna interface		
WLAN Control Int	erface*				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
WLAN_PWR_EN	5	DO	WLAN power supply enable control		
COEX_TXD	145	DO	LTE/WLAN coexistence transmit	_	If unused, keep them open.
COEX_RXD	146	DI	LTE/WLAN coexistence receive		
WLAN_EN	149	DO	WLAN function enable control	VDD_EXT	Active high.  If unused, keep it open.
WAKE_ON_ WIRELESS	160	DI	Awaken the host (the module) via an external Wi-Fi module	Awaken the host (the module) via an	
WLAN_SLP_CLK	169	DO	WLAN sleep clock	-	If unused, keep it open.
ADC Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment



ADC1	175	Al	ADC interface		
PCIe Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PCIE_ REFCLK_P	179	AO	PCIe reference clock (+)	_	
PCIE_ REFCLK_M	180	АО	PCIe reference clock (-)	_	Require differential
PCIE_TX_M	182	AO	PCIe transmission (-)		impedance of 95 $\Omega$ . If unused, keep them
PCIE_TX_P	183	AO	PCIe transmission (+)	_	open.Require differential impedance of 95 $\Omega$ .
PCIE_RX_M	185	Al	PCIe receiving (-)	_	impedance of 93 tz.
PCIE_RX_P	186	Al	PCIe receiving (+)		
PCIE_ CLKREQ_N	188	DI	PCIe clock request	_	Input signal in master mode. If unused, keep it open.
PCIE_RC_ RST_N	189	DO	PCIe RC reset	VDD_EXT	Output signal in master mode.  If unused, keep it open.
PCIE_WAKE_N	190	DI	PCle awake		Input signal, in master mode only.  If unused, keep it open.
Antenna Tuner C	ontrol Inte	rfaces*	(RFFE Interface)		
Pin Name	Pin Name	I/O	Description	DC Characteristics	Comment
RFFE_CLK	71	DO	RFFE serial interface	\/DD_E\/T	
RFFE_DATA	73	DIO	<ul><li>for external tuner control</li></ul>	VDD_EXT	If unused, keep them open.
Other Pins					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_BOOT	140	DI	Force the module into emergency download mode		Active high If unused, keep it open.
BT_EN*	3	DO	Bluetooth function enable control	VDD_EXT	If unused, keep it open.
WAKEUP_IN	150	DI	Sleep mode control	_	Pulled up by default.  Low level awakens the module.



				If unused, keep it open.
				Pulled up by default.
510.151.51	DI	Airelana mada aantral	In low level, the module will	
W_DISABLE#	151	DI	Airplane mode control	enter airplane mode.
				If unused, keep it open.
RESERVED Pins	<b>3</b>			
Pin Name	Pin No			Comment
4, 6–9, 11, 12, 14, 15, 18–23, 72, 91, 95, 134, 138, 139, 159, 161,			Keep these pins	
RESERVED	172, 17	6, 192–1	95, 197–201, 209–213	unconnected.

### 2.6. EVB

To help you develop applications conveniently with the module, Quectel supplies an evaluation board (EVB) with accessories to control and test the module. For more details, see *document* [1].



# **3** Operating Characteristics

### 3.1. Operating Modes

**Table 6: Overview of Operating Modes** 

Mode	Details	
Normal Operation	ldle	Software is active. The module has registered on the network, and it is ready to send and receive data.
Mode	Voice/Data	Network is connected. In this mode, the power consumption is decided by network setting and data transfer rate.
Minimum Functionality Mode		command sets the module to minimum functionality mode without e power supply. In this case, both RF function and (U)SIM card are
Airplane Mode		4 command or driving W_DISABLE# low will set the module to de. In this case, the RF function is invalid.
Sleep Mode	suspend sta	SCLK=1 command is executed and the host's USB bus enters te, the module will enter sleep mode. The module keeps receiving sages, SMS, voice calls and TCP/UDP data from the network with its umption reducing to the minimal level.
Power Down Mode	Software is	le, the power management unit shuts down the power supply. nactive, all application interfaces are inaccessible, and the operating nected to VBAT_RF and VBAT_BB) remains applied.



See document [4] for details about AT+CFUN=0, AT+CFUN=4 and AT+QSCLK=1.

### 3.1.1. Sleep Mode

DRX can reduce the current power consumption of the module to the minimum value during sleep mode, and DRX cycle index values are broadcasted by the wireless network. The figure below shows the relationship between the DRX run time and the current power consumption in sleep mode. The longer



the DRX cycle is, the lower the power consumption will be.




Figure 3: DRX Run Time and Power Consumption in Sleep Mode

The following part of this section presents the power saving procedure and sleep mode of the module.

### 3.1.1.1. UART Application

If the host communicates with the module via UART interfaces, meeting the following requirements will bring the module into sleep mode.

- Keep MAIN DTR high (pulled up by default).
- Execute AT+QSCLK=1 command. See *document [4]* for details about AT+QSCLK=1.

The following figure shows the connection between the module and the host.




Figure 4: Sleep Mode Application via UART Interfaces

Driving MAIN\_DTR low will wake up the module. When the module has a URC to report, MAIN\_RI signal will wake up the host. See *Chapter 4.8* for details about MAIN\_RI behavior.



#### 3.1.1.2. USB Application

USB application can be applied with USB remote wake-up function or USB suspend/resume and RI functions.

- If the host supports USB suspend/resume and remote wake-up function, meeting the following three requirements will bring the module into sleep mode.
  - Keep MAIN\_DTR high (pulled up by default).
  - Execute AT+QSCLK=1 command. See document [4] for details about AT+QSCLK=1.
  - The host's USB bus, connected to the module's USB interface, has entered suspend state.

The following figure shows the above-mentioned connection between the module and the host.




Figure 5: Sleep Mode Application with USB Remote Wake-up

Sending data to the module through USB will wake up the module. When the module has a URC to report, the module will send remote wake-up signals via USB bus to awaken the host.

- If the host supports USB suspend/resume but does not support remote wake-up function, meeting the following three requirements will bring the module into sleep mode.
  - Keep MAIN\_DTR high (pulled up by default).
  - Execute AT+QSCLK=1 command. See document [4] for details about AT+QSCLK=1.
  - The host's USB bus, connected with the module's USB interface, has entered suspend state.

The following figure shows the connection between the module and the host.






Figure 6: Sleep Mode Application with MAIN\_RI

Sending data to the module through USB will awaken the module. When the module has a URC to report, MAIN\_RI will wake up the host.

- If the host does not support USB suspend function, USB\_VBUS should be disconnected with an external control circuit to bring the module into sleep mode.
  - Keep MAIN DTR high (pulled up by default).
  - Execute AT+QSCLK=1 command. See document [4] for details about AT+QSCLK=1.
  - Disconnect USB\_VBUS.

The following figure shows the above-mentioned connection between the module and the host.




Figure 7: Sleep Mode Application without Suspend Function

To awaken the module, power USB\_VBUS by turning on the power switch.



NOTE

Please heed the level-shifting of the connection shown in dotted line between the module and the host.

### 3.1.2. Airplane Mode

The module provides W\_DISABLE# to disable or enable airplane mode via hardware operation. W\_DISABLE# is pulled up by default. Driving it low will bring the module into airplane mode.

Table 7: Pin Description of W\_DISABLE#

Pin Name	Pin No.	I/O	Description	Comment
W_DISABLE#	151	DI	Airplane mode control	Pulled up by default. In low level, the module will enter airplane mode. If unused, keep it open.

In airplane mode, the RF function is disabled by default, but it can also be enabled or disabled through AT commands. The following table shows the RF function status of the module.

**Table 8: RF Function Status** 

W_DISABLE# Logic Level	AT Command	RF Function Status	Operating Modes
High Level	AT+CFUN=1	Enabled	Full functionality
	AT+CFUN=0	Disabled	Minimum functionality
	AT+CFUN=4	Disabled	Airplane mode
Low Level	AT+CFUN=0 AT+CFUN=1 AT+CFUN=4	Disabled	Airplane mode

### **NOTE**

- 1. W\_DISABLE# for airplane mode control function is disabled by default. It can be enabled through executing AT+QCFG="airplanecontrol"\*.
- 2. The execution of AT+CFUN command will not affect GNSS function.
- 3. See document [4] for details about related AT commands mentioned in the above table.



# 3.2. Power Supply

### 3.2.1. Power Supply Pins

The module provides six VBAT pins dedicated to the connection to an external power supply. There are two separate voltage domains for VBAT.

- Four VBAT RF pins for module's RF part.
- Two VBAT\_BB pins for module's baseband part.

The following table shows details of VBAT pins and ground pins.

**Table 9: VBAT and GND Pins** 

Pin Name	Pin No.	I/O	Description	Min.	Тур.	Max.	Unit	
VBAT_RF	85–88	PI	Power supply for the module's RF part	3.3	3.8	4.4	V	
VBAT_BB	155, 156	PI	Power supply for the module's baseband part	3.3	3.8	4.4	V	
GND	10, 13, 16, 17, 24, 30, 31, 35, 39, 44, 45, 54, 55, 63, 64, 69, 70, 75, 76, 81–84, 89, 90, 92–94, 96–100, 102–106, 108–112, 114–118, 120–126, 128-133, 141, 142, 148, 153, 154, 157, 158, 167, 174, 177, 178, 181, 184, 187, 191, 196, 202–208, 214–299							

The power supply of the module ranges from 3.3 V to 4.4 V. Make sure the input voltage never drops below 3.3 V, otherwise the module will be powered off automatically. The following figure shows the voltage drop during Tx power in 3G/4G networks.




Figure 8: Power Supply Limits during Burst Transmission



To decrease voltage drop, at least one bypass capacitor of about 100 µF with low ESR and one multi-layer ceramic chip (MLCC) capacitor array for its ultra-low ESR should be used for VBAT\_BB/RF. It is recommended to adopt ceramic capacitors for composing the MLCC array, and place these capacitors close to VBAT pins. The main power supply from an external application must be a single voltage source which can supply power along two sub paths with star structure. The trace of VBAT\_BB should not be wider than 1 mm, and the trace of VBAT\_RF should not be wider than 2 mm. In principle, the longer the VBAT trace is, the wider it should be.

In addition, for stable power supply, it is necessary to add a high-power TVS near VBAT\_BB and VBAT\_RF. The star structure of the power supply is shown below.




Figure 9: Star Structure of the Power Supply

### 3.2.2. Reference Design for Power Supply

The power design for the module is vital as the performance of the module largely relies on the power source. The power supply of the module should be able to provide sufficient current up to 2 A at least. If the voltage drop between the input and output is not too high, powering the module with an LDO is recommended. If a big voltage difference exists between the input source and the desired output (VBAT), a buck DC-DC converter is preferred.

The following figure shows a reference design for +5 V input power source. In this design, the typical power supply output is about 3.8 V and the maximum load current is 3 A.






Figure 10: Reference Circuit of Power Supply

### **NOTE**

To avoid internal flash damage, do not switch off the power supply when the module works normally. The power supply can only be cut off after the module is shut down by PWRKEY or AT commands.

#### 3.2.3. Power Supply Voltage Monitoring

AT+CBC command can monitor the VBAT\_BB voltage value. See document [4] for details.

## 3.3. Turn On

The module can be turned on via PWRKEY.

**Table 10: PWRKEY Pin Description** 

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
				V <sub>IH</sub> max = 2.1 V	1.8 V power domain.
PWRKEY	2	DI	Turn on/off the module	$V_{IH}min = 1.3 V$	Pulled-up internally.
				$V_{IL}$ max = 0.5 $V$	Active low.

When the module is in power down mode, it can be turned on by driving PWRKEY low for at least 500 ms. It is recommended to control PWRKEY with an open drain/collector driver. After STATUS outputs a high level, PWRKEY can be released. A simple reference circuit is given below.






Figure 11: Turn On the Module with a Driving Circuit

The other way to control PWRKEY is using a button directly. Electrostatic strike may generate from fingers as you pressing the key. Therefore, it is necessary to place a TVS near the button for ESD protection. A reference circuit is shown in the following figure.




Figure 12: Turn On the Module Using a Button

The turn-on scenario is illustrated in the following figure.






Figure 13: Timing of Turning On Module

#### **NOTE**

- 1. Make sure VBAT has been stable for over 30 ms before pulling down PWRKEY.
- 2. If the module needs to be powered on automatically and power-off is not needed, PWRKEY can be pulled down directly to GND with a recommended 10 k $\Omega$  resistor.
- 3. Make sure there is no large capacitance on PWRKEY and RESET\_N pins.

#### 3.4. Turn Off

The module can be turned off normally via two methods: using PWRKEY or executing **AT+QPOWD** command. See **document [4]** for details about the AT command.

#### 3.4.1. Turn Off with PWRKEY

Drive PWRKEY low for at least 800 ms, the module will execute the power-down procedure after PWRKEY is released. The turn-off scenario is illustrated in the following figure.






Figure 14: Timing of Turning Off the Module

#### 3.4.2. Turn Off with AT Command

It is also a safe manner to turn off the module via AT+QPOWD command.

## NOTE

- To avoid damaging internal flash data, do not switch off the power supply when the module works normally. The power supply can only be cut off after the module is shut down by PWRKEY or AT commands.
- 2. When turning off module with the AT command, keep PWRKEY at high level after the execution of the command. Otherwise the module will be turned on again after a successfully turn-off.

#### 3.5. Reset

The module can be reset by driving RESET\_N low for 250-600 ms and then releasing it.

Table 11: RESET\_N Pin Description

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
RESET_N	1	DI	Reset the module	$V_{IH}$ max = 2.1 V $V_{IH}$ min = 1.3 V $V_{IL}$ max = 0.5 V	<ul><li>1.8 V power domain.</li><li>Pulled up internally.</li><li>Active low.</li></ul>

The recommended circuit is similar to the PWRKEY control circuit. An open drain/collector driver can



control RESET\_N.




Figure 15: Reference Circuit of RESET\_N with a Driving Circuit

The reset scenario is illustrated in the following figure.




Figure 16: Timing of Resetting the Module

#### NOTE

- 1. Reset the module with RESET\_N only when it fails to be turned off with **AT+QPOWD** or PWRKEY. See *document* [4] for details about the AT command.
- 2. Make sure no large capacitance exists on PWRKEY and RESET\_N pins.



# 4 Application Interfaces

The module is designed with 299 LGA pins that can be connected to cellular application platform. This chapter mainly describes the following application interfaces and indication signals of the module:

- (U)SIM
- USB
- UART
- SPI <sup>7</sup>
- PCM and I2C
- ADC
- Network status indication
- Module operation status indication
- RI
- PCle
- SDIO\*
- Antenna tuner control\*
- USB\_BOOT

<sup>&</sup>lt;sup>7</sup> SPI interface can be multiplexed as Bluetooth UART interface\*.



## 4.1. (U)SIM Interfaces

The module provides two (U)SIM interfaces. The circuitry of (U)SIM interfaces meets ETSI and IMT-2000 requirements. Both 1.8 V and 3.0 V (U)SIM cards are supported, and Dual SIM Single Standby function is supported. (U)SIM card hot-plug is enabled by **AT+QUIMSLOT** command. See **document [4]** for details about the AT command.

Table 12: Pin Definition of (U)SIM Interfaces

Pin Name	Pin No.	I/O	Description	Comment	
USIM1_DET	25	DI	USIM1 card hot-plug detect	If unused, keep it open.	
USIM1_VDD	26	РО	USIM1 card power supply		
USIM1_CLK	27	DO	USIM1 card clock		
USIM1_RST	28	DO	USIM1 card reset		
USIM1_DATA	29	DIO	USIM1 card data		
USIM2_VDD	74	РО	USIM2 card power supply	If USIM2 interface is unused, keep it open.	
USIM2_DATA	77	DIO	USIM2 card data	If USIM2 interface is unused, keep it open.	
USIM2_DET	78	DI	USIM2 card hot-plug detect	If USIM2 interface is unused, keep it open.	
USIM2_RST	79	DO	USIM2 card reset	If USIM2 interface is unused,	
USIM2_CLK	80	DO	USIM2 card clock	keep them open.	

The module supports (U)SIM card hot-plug via USIM\_DET pins, and both high and low level detection are supported. The function is disabled by default, and see **AT+QSIMDET** in **document [4]** for more details.

The following figure shows a reference design for a (U)SIM interface with an 8-pin (U)SIM card connector.






Figure 17: Reference Circuit of a (U)SIM Interface with an 8-Pin (U)SIM Card Connector

If (U)SIM card detection function is unnecessary, keep USIM\_DET open. A reference circuit for a (U)SIM interface with a 6-pin (U)SIM card connector is illustrated in the following figure.




Figure 18: Reference Circuit of a (U)SIM Interface with a 6-Pin (U)SIM Card Connector

For better reliability and availability of the (U)SIM card in applications, follow the criteria below in the (U)SIM circuit design:

• Put the (U)SIM card connector as close as possible to the module with a trace shorter than 200 mm.



- Keep (U)SIM card signals away from RF and VBAT traces.
- Make sure the ground between the module and the (U)SIM card connector is short and wide. Keep
  the trace width of ground and USIM\_VDD not less than 0.5 mm to maintain the same electric
  potential.
- To avoid cross-talk between USIM\_DATA and USIM\_CLK, keep them away from each other and shield them with surrounded ground.
- For better ESD protection, it is recommended to add an ESD protection device of which parasitic capacitance should be less than 50 pF. 22 Ω resistors should be added in series between the module and the (U)SIM card connector to facilitate debugging. The (U)SIM peripheral circuit should be close to the (U)SIM card connector.
- The pull-up resistor on USIM\_DATA trace can improve anti-jamming capability with the application
  of long layout trace and sensitive occasions, and it should be close to the (U)SIM card connector.

#### 4.2. USB Interface

The module provides one integrated USB (Universal Serial Bus) interface which complies with the USB 3.0 and 2.0 specifications and supports super speed (5 Gbps) mode on USB 3.0 and high speed (480 Mbps) and full speed (12 Mbps) modes on USB 2.0. The USB interface is used for AT command communication, data transmission, GNSS NMEA sentence output, software debugging, firmware upgrade, and voice over USB\*.

**Table 13: Pin Definition of USB Interface** 

Pin Name	Pin No.	I/O	Description	Comment
USB_VBUS	32	PI	USB connection detect	Typical 5.0 V
USB_DP	34	AIO	USB 2.0 differential data (+)	Comply with USB 2.0
USB_DM	33	AIO	USB 2.0 differential data (-)	<ul> <li>specifications.</li> <li>Require differential</li> <li>impedance of 90 Ω.</li> </ul>
USB_SS_TX_M	37	АО	USB 3.0 super-speed transmit (-)	Comply with USB 3.0
USB_SS_TX_P	38	АО	USB 3.0 super-speed transmit (+)	<ul> <li>specifications.</li> <li>Require differential</li> <li>impedance of 90 Ω.</li> </ul>
USB_SS_RX_P	40	Al	USB 3.0 super-speed receive (+)	-
USB_SS_RX_M	41	Al	USB 3.0 super-speed receive (-)	-
USB_ID*	36	DI	USB ID detect	1.8 V If unused, keep it open.
OTG_PWR_EN*	143	DO	OTG power control	-



For more details about the USB 2.0 and USB 3.0 specifications, visit <a href="http://www.usb.org/home">http://www.usb.org/home</a>.

The USB interface is recommended to be reserved for firmware upgrade in your designs. The following figure shows a reference circuit of USB 2.0 and USB 3.0 interfaces.




Figure 19: Reference Circuit of USB Application

To ensure the signal integrity of USB data traces, C1, and C2 have already been integrated in the module; C3 and C4 must be placed close to the host; and R1 to R4 should be placed close to each other. The extra stubs of trace must be as short as possible.

The following principles of USB interface should be followed during USB interface design to meet USB 2.0 and USB 3.0 specifications.

- Route the USB 2.0 and USB 3.0 signal traces as differential pairs with ground surrounded. The impedance of USB differential trace is 90 Ω.
- For USB 2.0 signal traces, the trace should be shorter than 120 mm, and the differential data pair matching should be less than 2 mm. For USB 3.0 signal traces, the maximum length of each differential data pair (Tx/Rx) is recommended to be less than 100 mm, and each differential data pair matching should be less than 0.7 mm. While the matching between Tx and Rx should be less than 15.24 mm.



- Do not route signal traces under crystals, oscillators, magnetic devices, PCIe and RF signal traces.
   It is vital to route the USB differential traces in inner-layers of the PCB, and surround the traces with ground on that layer and with ground planes above and below.
- If a USB connector is used, keep the ESD protection devices as close to the USB connector as possible.
- Pay attention to the selection of the ESD protection device since the device's junction capacitance may cause influences on USB data traces. Typically, the stray capacitance should be less than 2.0 pF for USB 2.0, and less than 0.4 pF for USB 3.0.
- If possible, reserve a 0 Ω resistor on USB\_DP and USB\_DM traces respectively.

Table 14: USB Trace Length Inside the Module

Pin No.	Signal Trace	Length (mm)	Length Difference
34	USB_DP	16.02	- 0.32
33	USB_DM	16.34	- 0.32
37	USB_SS_TX_M	20.57	- 0.36
38	USB_SS_TX_P	20.21	- 0.36
40	USB_SS_RX_P	19.62	0.16
41	USB_SS_RX_M	19.46	- 0.16

#### 4.3. UART Interfaces

The module provides three UART interfaces: main UART interface, debug UART interface, and Bluetooth UART interface\* (multiplexed from SPI interface). Features of these interfaces are shown as below:

- Main UART interface supports 4800 bps, 9600 bps, 19200 bps, 38400 bps, 57600 bps, 115200 bps (default), 230400 bps, 460800 bps and 921600 bps baud rates. This interface is used for data transmission and AT command communication.
- Debug UART interface supports 115200 bps baud rate. It is used for Linux console and log output.
- Bluetooth UART interface\* supports 115200 bps baud rate. It is used for Bluetooth communication and can be multiplexed from SPI interface.



#### 4.3.1. Main UART Interface

**Table 15: Pin Definition of Main UART Interface** 

Pin Name	Pin No.	I/O	Description	Comment
MAIN_CTS	56	DO	DCE clear to send signal to DTE	
MAIN_RTS	57	DI	DCE request to send signal from DTE	
MAIN_RXD	58	DI	Main UART receive	1.8 V power domain.  — If unused, keep them
MAIN_DCD	59	DO	Main UART data carrier detect	open.
MAIN_TXD	60	DO	Main UART transmit	
MAIN_RI	61	DO	Main UART ring indication	
MAIN_DTR	62	DI	Main UART data terminal ready	1.8 V power domain. Pulled up by default. Pulling low will awaken the module. If unused, keep it open. Sleep mode control.

## 4.3.2. Debug UART Interface

Table 16: Pin Definition of Debug UART Interface

Pin Name	Pin No.	I/O	Description	Comment
DBG_RXD	136	DI	Debug UART receive	1.8 V power domain.
DBG_TXD	137	DO	Debug UART transmit	If unused, keep them open.

#### 4.3.3. Bluetooth UART Interface\*

The module provides one Bluetooth UART interface multiplexed from SPI interface. The following table shows the Bluetooth UART interface pin definition.



Table 17: Pin Definition of Bluetooth UART Interface

Pin Name	Pin No.	Multiplexed Function	I/O	Description	Comment
BT_EN	3	-	DO	Bluetooth function enable control	
SPI_MOSI	163	BT_TXD	DO	Bluetooth UART transmit	1.8 V power domain.
SPI_CLK	164	BT_CTS	DO	DCE clear to send signal to DTE	If unused,
SPI_MISO	165	BT_RXD	DI	Bluetooth UART receive	keep them open.
SPI_CS	166	BT_RTS	DO	DCE request to send signal from DTE	_

#### 4.3.4. UART Application

The module provides 1.8 V UART interfaces. A level-shifting circuit should be used if the application is equipped with a 3.3 V UART interface. A voltage-level translator TXS0108EPWR provided by Texas Instruments is recommended. The following figure shows a reference design.




Figure 20: Reference Circuit with an IC

Please visit <a href="http://www.ti.com">http://www.ti.com</a> for more information.

Another example with a transistor circuit is shown below. For the design of circuits shown in dotted lines, refer to that shown in solid lines, but pay attention to the direction of the connection.






Figure 21: Reference Circuit with MOSFETs

NOTE

Transistor circuit solution is not suitable for applications with high baud rates over 460 kbps.

## 4.4. SPI Interface

The module provides one SPI interface which only supports master mode with a maximum clock frequency up to 50 MHz.

**Table 18: Pin Definition of SPI Interface** 

Pin Name	Pin No.	I/O	Description	Comment
SPI_MOSI	163	DO	SPI master output slave input	
SPI_CLK	164	DO	SPI clock	1.8 V power domain.
SPI_MISO	165	DI	SPI master input slave output	Master only.
SPI_CS	166	DO	SPI chip select	

The following figure shows a reference design of PCM and SPI interfaces with an external SLIC IC. The dotted line in Figure 22 means an optional connection since some SLIC ICs need RST while some do not.






Figure 22: Reference Circuit of PCM and SPI Application with SLIC

## 4.5. PCM and I2C Interfaces

The module supports audio communication via PCM (Pulse Code Modulation) digital interface and I2C interfaces. The PCM interface supports the following modes:

- Primary mode (short frame synchronization): the module works as both master and slave.
- Auxiliary mode (long frame synchronization): the module works as master only.

In primary mode, the data is sampled on the falling edge of PCM\_CLK and transmitted on the rising edge. The falling edge of PCM\_SYNC represents the MSB. In this mode, the PCM interface supports 256 kHz, 512 kHz, 1024 kHz or 2048 kHz PCM\_CLK at 8 kHz PCM\_SYNC, and 4096 kHz PCM\_CLK at 16 kHz PCM\_SYNC.

In auxiliary mode, the data is sampled on the falling edge of the PCM\_CLK and transmitted on the rising edge. The rising edge of PCM\_SYNC represents the MSB. In this mode, the PCM interface operates with 256 kHz PCM\_CLK and 8 kHz, 50 % duty cycle PCM\_SYNC only.

The module supports 16-bit linear data format. The following figures show the primary mode's timing relationship with 8 kHz PCM\_SYNC and 2048 kHz PCM\_CLK, as well as the auxiliary mode's timing relationship with 8 kHz PCM\_SYNC and 256 kHz PCM\_CLK.






Figure 23: Primary Mode Timing




Figure 24: Auxiliary Mode Timing

The following table shows the pin definition of the PCM interface and I2C interface, both of which can be applied to audio codec design.



Table 19: Pin Definition of PCM and I2C Interfaces

Pin Name	Pin No.	I/O	Description	Comment
PCM_DIN	66	DI	PCM data input	1.8 V power domain.
PCM_DOUT	68	DO	PCM data output	If unused, keep them open.
PCM_SYNC	65	DIO	PCM data frame sync	1.8 V power domain. Output signal in master mode.
PCM_CLK	67	DIO	PCM clock	Input signal in slave mode. If unused, keep them open.
I2C_SDA	42	OD	I2C serial data	1.8 V power domain.
I2C_SCL	43	OD	I2C serial clock	<ul> <li>An external pull-up resistor is requisite.</li> <li>If unused, keep them open.</li> </ul>
I2S_MCLK	152	DO	Clock output for codec	Provide a digital clock output for an external audio codec. If unused, keep it open. Master only.

Clock and mode can be configured by **AT+QDAI**, and the default configuration is master mode using short frame synchronization format with 2048 kHz PCM\_CLK and 8 kHz PCM\_SYNC. See *document [4]* for details about the AT command.

The following figure shows a reference design of PCM and I2C interfaces with an external codec IC.




Figure 25: Reference Circuit of PCM and I2C Application with Audio Codec



#### NOTE

1. The module works as a master device pertaining to I2C interface.

#### 4.6. ADC Interfaces

The module provides two ADC (Analog-to-Digital Converter) interfaces. Execute **AT+QADC=0** command to read the voltage value on ADC0. Execute **AT+QADC=1** to read the voltage value on ADC1. See **document [4]** for details about these AT commands.

For higher accuracy of ADC, the trace of ADC should be surrounded by ground.

Table 20: Pin Definition of the ADC Interface

Pin Name	I/O	Pin No.	Description	Comment
ADC0	Al	173	General-purpose ADC interface	0–1.875 V.
ADC1	Al	175		If unused, keep them open.

**Table 21: Characteristics of ADC Interfaces** 

Parameter	Min.	Тур.	Max.	Unit
ADC0 Voltage Range	0	-	1.875	V
ADC1 Voltage Range	0	-	1.875	V
ADC Resolution	-	14	-	bits

#### **NOTE**

- 1. The input voltage of ADC should not exceed 1.875 V.
- 2. It is prohibited to supply any voltage to ADC pins without VBAT.
- 3. It is recommended to use a resistor divider circuit for ADC application.



## 4.7. Status Indication

#### 4.7.1. Network Status Indication

The network indication pins NET\_MODE and NET\_STATUS can be used to drive network status indication LEDs. Their definitions and logic level changes upon the switch of network mode/status, which is described in the following tables.

Table 22: Pin Definition of NET\_MODE and NET\_STATUS

Pin Name	Pin No.	I/O	Description	Comment
NET_MODE	147	DO	Indicate the module's network registration mode.	1.8 V power domain
NET_STATUS	170	DO	Indicate the module's network activity status.	open.

Table 23: Working Status of NET\_MODE and NET\_STATUS

Pin Name	Status	Description
NET_MODE	Always High	Registered on network
	Always Low	Others
	Flicker slowly (200 ms High/1800 ms Low)	Network searching
NICT CTATUS	Flicker slowly (1800 ms High/200 ms Low)	Idle
NET_STATUS	Flicker quickly (125 ms High/125 ms Low)	Data transfer ongoing
	Always High	Voice calling



A reference circuit is shown in the following figure.




Figure 26: Reference Circuit of the Network Indicator

#### 4.7.2. Module Status Indication

The STATUS pin is set as the module's status indicator. It outputs high level voltage when the module is turned on.

**Table 24: Pin Definition of STATUS** 

Pin Name	Pin No.	I/O	Description	Comment
STATUS	171	DO	Indicate the module's operation status	1.8 V power domain If unused, keep it open.

A reference circuit is shown as below.




Figure 27: Reference Circuits of STATUS



#### 4.8. RI

Execute AT+QCFG="risignaltype","physical" command to configure MAIN\_RI behavior. No matter on which port a URC is presented, the URC will trigger the behavior of MAIN\_RI. The behavior of MAIN\_RI can be altered by executing AT+QCFG="urc/ri/ring" command. See *document [4]* for details about these AT commands.

In addition, MAIN\_RI behavior can be configured flexibly. The default behavior of the MAIN\_RI is shown as below.

Table 25: Default Behavior of MAIN\_RI

State	Response
ldle	MAIN_RI keeps at high level.
URC	MAIN_RI outputs low pulse for 120 ms when a new URC returns.

## NOTE

The URC can be output from UART port, USB AT port (by default) and USB modem port by executing **AT+QURCCFG** command. See **document** [4] for details about the AT command.

#### 4.9. PCIe Interface

The module provides one integrated PCIe (Peripheral Component Interconnect Express) interface which can transmit data. The module supports PCIe Root Complex (RC) mode only.

- PCI Express Base Specification Revision 2.0 compliant
- Data rate up to 5 Gbps/lane
- Can be connected to an external Ethernet IC (MAC and PHY) or WLAN IC

**Table 26: Pin Definition of PCIe Interface** 

Pin Name	Pin No.	I/O	Description	Comment
PCIE_REFCLK_P	179	AO	PCIe reference clock (+)	Require differential impedance of
PCIE_REFCLK_M	180	AO	PCIe reference clock (-)	If unused, keep them open.



PCIE_TX_M	182	АО	PCIe transmit (-)	
PCIE_TX_P	183	AO	PCIe transmit (+)	
PCIE_RX_M	185	Al	PCIe receive (-)	
PCIE_RX_P	186	Al	PCIe receive (+)	
PCIE_CLKREQ_N	188	DI	PCIe clock request	Input signal in master mode. If unused, keep it open.
PCIE_RC_RST_N	189	DO	PCIe RC reset	Output signal in master mode. If unused, keep it open.
PCIE_WAKE_N	190	DI	PCIe awake	Input signal, in master mode only. If unused, keep it open.

To enhance the reliability and availability in applications, follow the criteria below in the PCIe interface circuit design:

- Keep the PCle data and control signals away from sensitive circuits and signals, such as RF, audio, and clock signals.
- Add a capacitor in series on Rx traces to prevent any DC bias.
- Keep the maximum trace length less than 300 mm.
- Keep the length matching of each differential data pair (Tx/Rx/REFCLK) less than 0.7 mm for PCle routing traces.
- Keep the differential impedance of PCIe data trace as 85  $\Omega$  ±10%.
- Do not route PCIe data traces under components or cross them with other traces.

The module only supports Root Complex (RC) mode. In this mode, the module is configured to act as a PCIe RC device. The following figure shows a reference circuit of PCIe RC mode.




Figure 28: PCIe Interface Reference Circuit (RC Mode)



**Table 27: PCle Trace Length Inside the Module** 

Pin No.	Signal Trace	Length (mm)	Length Difference (mm)
179	PCIE_REFCLK_P	22.24	- 0.1
180	PCIE_REFCLK_M	22.14	- 0.1
182	PCIE_TX_M	17.99	0.00
183	PCIE_TX_P	17.91	- 0.08
185	PCIE_RX_M	13.91	0.07
186	PCIE_RX_P	13.98	- 0.07

# 4.10. SDIO Interface\*

The module provides one SDIO interface which supports SD 3.0 protocol and eMMC\*. The following table shows the pin definition.

Table 28: Pin Definition of SDIO Interface\*

Pin Name	Pin No.	I/O	Description	Comment
VDD_P2	135	PI	Power input for SDIO interface	If a SD card is used, connect VDD_P2 to SDIO_VDD. If unused, connect VDD_P2 to VDD_EXT.
SDIO_VDD	46	РО	SD card application: SDIO pull up power source	Cannot work as SD card power supply. SD card must be powered by an external power supply.
SDIO_DATA3	48	DIO	SDIO data bit 3	
SDIO_DATA2	47	DIO	SDIO data bit 2	
SDIO_DATA1	50	DIO	SDIO data bit 1	If unused, keep them open.
SDIO_DATA0	49	DIO	SDIO data bit 0	_
SDIO_CMD	51	DIO	SDIO command	



SDIO_DET	52	DI	SD card detect	If unused, keep it open.
SDIO_CLK	53	DO	SDIO clock	If unused, keep it open.

The following figure shows an SDIO interface reference design.




Figure 29: Reference Circuit of SD Card Application

Follow the principles below in the SD card circuit design:

- The voltage of SD power supply ranges from 2.7 V to 3.6 V and a sufficient current up to 0.8 A should be provided. As the maximum output current of SDIO\_VDD is 50 mA which can only work as SDIO pull-up resistors, the SD card needs an external power supply.
- To avoid the jitter, resistors R7 to R11 are needed to pull up the SDIO signals to SDIO\_VDD. The values of these resistors range from 10 k $\Omega$  to 100 k $\Omega$  and the preferred value is 100 k $\Omega$ .
- To improve signal quality, it is recommended to add resistors R1 to R6 of 0  $\Omega$  in series between the module and the SD card connector. The bypass capacitors C1 to C6 are reserved and not mounted by default. All resistors and bypass capacitors should be placed close to the module.
- For better ESD protection, it is recommended to add a TVS on each SD signal trace.
- It is important to route the SDIO signal traces with ground. The impedance of SDIO data trace is  $50 \Omega (\pm 10 \%)$ .
- Keep SDIO signals far away from other sensitive circuits/signals such as RF circuits, and analog signals, as well as noisy signals such as clock signals and DC-DC signals.
- It is recommended to keep the trace length difference between SDIO\_CLK and SDIO\_DATA/SDIO\_CMD within 1 mm and the total routing length less than 50 mm. The trace inside the module is 25 mm long in total, so the exterior trace should be less than 25 mm in total.
- Make sure the adjacent trace spacing is twice the trace width and the load capacitance of SDIO bus should be less than 15 pF.



#### 4.11. Antenna Tuner Control Interfaces\*

The module supports external antenna tuner control through the RFFE interface. The following is the pin definition of the RFFE interfaces.

Table 29: Pin Definition of RFFE Interfaces\* for Antenna Tuner Control

Pin Name	Pin No.	I/O	Description	Comment
RFFE_CLK	71	DO	1.8 V power domain.  RFFE serial interface for external	
RFFE_DATA	73	DIO	antenna tuner control.	If unused, keep them open.
VDD_RF	162	РО	Provide 2.85 V for external RF circuit.	- <b>5</b> p5

# 4.12. USB\_BOOT Interface

The module provides one USB\_BOOT pin. Pull up USB\_BOOT to VDD\_EXT before powering on the module, then the module will enter emergency download mode when powered on. In this mode, the module supports firmware upgrade over USB interface.

Table 30: Pin Definition of USB\_BOOT Interface

Pin Name	Pin No.	I/O	Description	Comment
USB_BOOT	140	DI	Force the module into emergency download mode	<ul><li>1.8 V power domain.</li><li>Active high.</li><li>If unused, keep it open.</li></ul>



The following figure shows a reference circuit of USB\_BOOT.




Figure 30: Reference Circuit of USB\_BOOT



# **5** RF Specifications

The module provides one main antenna interface, one Rx-diversity antenna interface, two MIMO antenna interfaces, and one GNSS antenna interface. The impedance of antenna port is 50  $\Omega$ .

#### 5.1. Cellular Network

## 5.1.1. Antenna Interface & Frequency Bands

The pin definition of main antenna interface, Rx-diversity antenna interface and MIMO antenna interfaces is shown as below.

Table 31: Pin Definition of the Main/Rx-diversity/MIMO Antenna Interfaces

Pin Name	Pin No.	I/O	Description	Comment
ANT0	107	AIO	Main antenna interface	
ANT1	127	Al	Rx-diversity antenna interface	FO O impodence
ANT2	101	Al	4 × 4 MIMO entenne interfece	– 50 Ω impedance
ANT3	113	Al	— 4 × 4 MIMO antenna interface	

**Table 32: Frequency Bands** 

3GPP Band	Transmit	Receive	Unit
WCDMA B1	1920–1980	2110–2170	MHz
WCDMA B2	1850-1910	1930-1990	MHz
WCDMA B3	1710–1785	1805–1880	MHz
WCDMA B4	1710-1755	2110-2155	MHz
WCDMA B5	824–849	869–894	MHz



WCDMA B8	880–915	925–960	MHz
LTE B1	1920–1980	2110–2170	MHz
LTE B2	1850-1910	1930-1990	MHz
LTE B3	1710–1785	1805–1880	MHz
LTE B4	1710-1755	2110-2155	MHz
LTE B5	824–849	869–894	MHz
LTE B7	2500–2570	2620–2690	MHz
LTE B8	880–915	925–960	MHz
LTE B12	699-716	729-746	MHz
LTE B13	777-787	746-756	MHz
LTE B14	788-798	758-768	MHz
LTE B20	832–862	791–821	MHz
LTE B25	1850-1915	1930-1995	MHz
LTE B26	814-849	859-894	MHz
LTE B28	703–748	758–803	MHz
LTE B29	-	717-728	MHz
LTE B30	2305-2315	2350-2360	MHz
LTE B32	-	1452–1496	MHz
LTE B38	2570–2620	2570–2620	MHz
LTE B40	2300–2400	2300–2400	MHz
LTE B41	2496–2690	2496–2690	MHz
LTE B42	3400-3600	3400-3600	MHz
LTE B43	3600-3800	3600-3800	MHz
LTE B48	3550-3700	3550-3700	MHz
LTE B66	1710-1780	2110-2200	MHz



#### **5.1.2.** Tx Power

Table 33: Tx Power

Frequency Bands	Max. Tx Power	Min. Tx Power
WCDMA bands	23 dBm ±2 dB	< -50 dBm
LTE bands	23 dBm ±2 dB	< -40 dBm

## 5.1.3. Rx Sensitivity

Table 34: EG060K-EA & EG120K-EA Dual-Antenna Conducted RF Rx Sensitivity

Frequency Bands	Primary (dBm)	Diversity (dBm)	SIMO (dBm) <sup>8</sup>	3GPP (SIMO)
WCDMA B1	-107.5	-107.5	-109.8	-106.7 dBm
WCDMA B3	-109.5	-109.5	-111	-103.7 dBm
WCDMA B5	-109.5	-110	-112.5	-104.7 dBm
WCDMA B8	-109.5	-110	-112.5	-103.7 dBm
LTE-FDD B1 (10 MHz)	-96	-96	-98.5	-96.3 dBm
LTE-FDD B3 (10 MHz)	-97.2	-97.3	-100.2	-93.3 dBm
LTE-FDD B5 (10 MHz)	-97	-99	-101	-94.3 dBm
LTE-FDD B7 (10 MHz)	-96.5	-96	-99.2	-94.3 dBm
LTE-FDD B8 (10 MHz)	-97.5	-99	-101	-93.3 dBm
LTE-FDD B20 (10 MHz)	-97.2	-99.2	-101.2	-93.3 dBm
LTE-FDD B28 (10 MHz)	-98.1	-99.5	-101.5	-94.8 dBm

<sup>&</sup>lt;sup>8</sup> SIMO is a smart antenna technology that uses a single antenna at the transmitter side and multiple (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2) antennas at the receiver side, which can improve Rx performance. Rx sensitivity values are measured in four antennas condition (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2).

Ω



LTE-FDD B32 (10 MHz) <sup>9</sup>	-96.4	-96.5	-99	-96.3 dBm
LTE-TDD B38 (10 MHz)	-96.3	-96.4	-98.8	-96.3 dBm
LTE-TDD B40 (10 MHz)	-96	-96	-98.2	-96.3 dBm
LTE-TDD B41 (10 MHz)	-95.8	-96	-98.5	-94.3 dBm

Table 35: EG060K-NA & EG120K-NA Dual-Antenna Conducted RF Rx Sensitivity

Primary (dBm)	Diversity (dBm)	SIMO (dBm) <sup>10</sup>	3GPP (SIMO)
TBD	TBD	TBD	-94.3 dBm
TBD	TBD	TBD	-96.3 dBm
TBD	TBD	TBD	-94.3 dBm
TBD	TBD	TBD	-94.3 dBm
TBD	TBD	TBD	-93.3 dBm
TBD	TBD	TBD	-93.3 dBm
TBD	TBD	TBD	-93.3 dBm
TBD	TBD	TBD	-92.8 dBm
TBD	TBD	TBD	-93.8 dBm
TBD	TBD	TBD	-93.3 dBm
TBD	TBD	TBD	-95.3 dBm
TBD	TBD	TBD	-94.3 dBm
TBD	TBD	TBD	-95 dBm
TBD	TBD	TBD	-95.8 dBm
TBD	TBD	TBD	-94.3 dBm
	TBD	TBD	(dBm)         (dBm)           TBD         TBD           TBD         TBD

<sup>&</sup>lt;sup>9</sup> The test results are based on CA 20A-32A.

<sup>&</sup>lt;sup>10</sup> SIMO is a smart antenna technology that uses a single antenna at the transmitter side and multiple (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2) antennas at the receiver side, which can improve Rx performance. Rx sensitivity values are measured in four antennas condition (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2). <sup>11</sup> The test results are based on CA\_2A-29A.



Table 36: EG060K-LA & EG120K-LA Dual-Antenna Conducted RF Rx Sensitivity

Frequency Bands	Primary (dBm)	Diversity (dBm)	SIMO (dBm) 12	3GPP (SIMO)
WCDMA B2	TBD	TBD	TBD	-104.7 dBm
WCDMA B4	TBD	TBD	TBD	-106.7 dBm
WCDMA B5	TBD	TBD	TBD	-104.7 dBm
WCDMA B8	TBD	TBD	TBD	-103.7 dBm
LTE-FDD B2 (10 MHz)	TBD	TBD	TBD	-94.3 dBm
LTE-FDD B4 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
LTE-FDD B5 (10 MHz)	TBD	TBD	TBD	-94.3 dBm
LTE-FDD B7 (10 MHz)	TBD	TBD	TBD	-94.3 dBm
LTE-FDD B8 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
LTE-FDD B25 (10 MHz)	TBD	TBD	TBD	-92.8 dBm
LTE-FDD B28 (10 MHz)	TBD	TBD	TBD	-94.8 dBm
LTE-FDD B66 (10 MHz)	TBD	TBD	TBD	-96.5 dBm
LTE-TDD B42 (10 MHz)	TBD	TBD	TBD	-95 dBm
LTE-TDD B43 (10 MHz)	TBD	TBD	TBD	-95 dBm

Table 35: EG120K-EA Four-Antenna Conducted RF Rx Sensitivity

Frequency Bands	SIMO (dBm) <sup>8</sup>	3GPP (SIMO)
LTE-FDD B1 (10 MHz)	-101.7	-99 dBm
LTE-FDD B3 (10 MHz)	-102.5	-96 dBm
LTE-FDD B7 (10 MHz)	-101	-97 dBm
LTE-TDD B38 (10 MHz)	-102	-

<sup>&</sup>lt;sup>12</sup> SIMO is a smart antenna technology that uses a single antenna at the transmitter side and multiple (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2) antennas at the receiver side, which can improve Rx performance. Rx sensitivity values are measured in four antennas condition (Primary + Diversity or Primary + Diversity + MIMO1 + MIMO2).



LTE-TDD B40 (10 MHz)	-101.5	-99 dBm
LTE-TDD B41 (10 MHz)	-101.5	-97 dBm

Table 36: EG060K-NA & EG120K-NA Four-Antenna Conducted RF Rx Sensitivity

Frequency Bands	SIMO (dBm) <sup>8</sup>	3GPP (SIMO)
LTE-FDD B2 (10 MHz)	TBD	-97 dBm
LTE-FDD B4 (10 MHz)	TBD	-99 dBm
LTE-FDD B7 (10 MHz)	TBD	-97 dBm
LTE-FDD B25 (10 MHz)	TBD	-95.5 dBm
LTE-FDD B30 (10 MHz)	TBD	-
LTE-TDD B41 (10 MHz)	TBD	-97 dBm
LTE-TDD B48 (10 MHz)	TBD	-
LTE-FDD B66 (10 MHz)	TBD	-98.5 dBm

Table 36: EG060K-LA & EG120K-LA Four-Antenna Conducted RF Rx Sensitivity

SIMO (dBm) <sup>8</sup>	3GPP (SIMO)
TBD	-97 dBm
TBD	-99 dBm
TBD	-97 dBm
TBD	-95.5 dBm
TBD	-98.5 dBm
TBD	-
TBD	-98.5 dBm
	TBD TBD TBD TBD TBD TBD TBD

## 5.1.4. Reference Design

A reference design of ANT0, ANT1, ANT2 and ANT3 interfaces is shown as below. It requires a π-type



matching circuit for better RF performance. The  $\pi$ -type matching components (R1/C1/C2, R2/C3/C4, R3/C5/C6, R4/C7/C8) should be placed as close to the antennas as possible and are mounted according to the actual debugging. C1 to C8 are not mounted and a 0  $\Omega$  resistor is mounted on R1 to R4 respectively by default.




Figure 31: Reference Circuit of RF Antenna Interfaces

#### **NOTE**

Keep a proper distance between the main antenna and the Rx-diversity antenna to improve the receiving sensitivity.



#### 5.2. **GNSS**

## 5.2.1. Antenna Interface & Frequency Bands

The module includes a fully integrated global navigation satellite system solution that supports GPS, GLONASS, BDS, and Galileo. The module supports standard *NMEA 0183* protocol, and outputs NMEA sentences at 1 Hz data update rate via USB interface by default.

By default, the module GNSS engine is off. It must be switched on via AT command. For more details, see *document* [4].

**Table 37: Pin Definition of GNSS Antenna Interface** 

Pin Name	Pin No.	I/O	Description	Comment	
ANT_GNSS	119	Al	GNSS antenna interface	$50~\Omega$ impedance. If unused, keep it open.	

**Table 38: GNSS Frequency** 

Туре	Frequency	Unit
GPS	1575.42 ±1.023	MHz
GLONASS	1597.5–1605.8	MHz
Galileo	1575.42 ±2.046	MHz
BDS	1561.098 ±2.046	MHz

#### 5.2.2. GNSS Performance

**Table 39: GNSS Performance** 

Parameter	Description	Conditions	Тур.	Unit
	Cold start	Autonomous	-147	dBm
Sensitivity	Reacquisition	Autonomous	-159	dBm
	Tracking	Autonomous	-159	dBm



TTFF	Cold start @ open sky	Autonomous	33	S
		XTRA enabled	15	S
	Warm start @ open sky	Autonomous	27	S
		XTRA enabled	3	S
	Hot start @ open sky	Autonomous	2	S
		XTRA enabled	2	S
Accuracy	CEP-50	Autonomous @ open sky	2	m

# NOTE

- 1. Tracking sensitivity: the minimum GNSS signal power at which the module can maintain lock (keep positioning for at least 3 minutes continuously).
- 2. Reacquisition sensitivity: the minimum GNSS signal power required for the module to maintain lock within 3 minutes after loss of lock.
- 3. Cold start sensitivity: the minimum GNSS signal power at which the module can fix position successfully within 3 minutes after executing the cold start command.

#### 5.2.3. Reference Design

A reference design of GNSS antenna is shown as below.




Figure 32: Reference Circuit of GNSS Antenna Interface



#### **NOTE**

- 1. An external LDO can be used to supply power according to the active antenna requirements.
- 2. The VDD circuit is unnecessary if the module is equipped with a passive antenna.

# 5.3. RF Routing Guidelines

For user's PCB, the characteristic impedance of all RF traces should be 50  $\Omega$ . The impedance of the RF traces is usually determined by the trace width (W), the materials' dielectric constant, height from the reference ground to the signal layer (H), and the space between RF traces and grounds (S). Microstrip or coplanar waveguide is typically used in RF layout to control characteristic impedance. The following are reference designs of microstrip or coplanar waveguide with different PCB structures.




Figure 33: Microstrip Design on a 2-layer PCB




Figure 34: Coplanar Waveguide Design on a 2-layer PCB






Figure 35: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)




Figure 36: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)

To ensure RF performance and reliability, follow the principles below in RF layout design:

- Use an impedance simulation tool to accurately control the characteristic impedance of RF traces to  $50 \Omega$ .
- The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
- The distance between the RF pins and the RF connector should be as short as possible and all the right-angle traces should be changed to curved ones. The recommended trace angle is 135°.
- There should be clearance under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around RF traces and the reference ground could help to improve RF performance. The distance between the ground vias and RF traces should be no less than two times the width of RF signal traces (2 × W).
- Keep RF traces away from interference sources, and avoid intersection and paralleling between traces on adjacent layers.

For more details about RF layout, see document [5].



### 5.4. Antenna Design Requirements

The following table shows the requirements on main antenna, Rx-diversity antenna and GNSS antenna.

**Table 40: Antenna Design Requirements** 

Antenna Type	Requirements
	<ul> <li>Frequency range: 1559–1609 MHz</li> <li>Polarization: RHCP or linear</li> </ul>
GNSS	<ul> <li>VSWR: &lt; 2 (Typ.)</li> <li>Passive antenna gain: &gt; 0 dBi</li> <li>Active antenna noise figure: &lt; 1.5 dB</li> <li>Active antenna gain: &gt; 0 dBi</li> </ul>
WCDMA/LTE	<ul> <li>Active antenna embedded LNA gain: &lt; 17 dB</li> <li>VSWR: ≤ 2</li> <li>Efficiency: &gt; 30 %</li> <li>Max input power: 50 W</li> <li>Input impedance: 50 Ω</li> <li>Cable insertion loss:</li> <li>&lt; 1 dB: LB (&lt;1 GHz)</li> <li>&lt; 1.5 dB: MB (1–2.3 GHz)</li> <li>&lt; 2 dB: HB (&gt; 2.3 GHz)</li> </ul>

#### 5.5. RF Connector Recommendation

If RF connector is used for antenna connection, it is recommended to use the U.FL-R-SMT connector provided by *Hirose*.






Figure 37: Dimensions of the U.FL-R-SMT Connector (Unit: mm)

U.FL-LP serial connector listed in the following figure can be used to match the U.FL-R-SMT.




Figure 38: Mechanicals of U.FL-LP Connectors



The following figure describes the space factor of mating plugs.




Figure 39: Space Factor of Mating Plugs (Unit: mm)

For more details, please visit <a href="http://www.hirose.com">http://www.hirose.com</a>.



# **6** Electrical Characteristics and Reliability

## 6.1. Absolute Maximum Ratings

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

**Table 41: Absolute Maximum Ratings** 

Parameter	Min.	Max.	Unit
VBAT_RF/VBAT_BB	-0.3	6.0	V
USB_VBUS	-0.3	5.5	V
Peak Current of VBAT_BB	-	1.0	А
Peak Current of VBAT_RF	-	1.2	А
Voltage at Digital Pins	-0.3	2.3	V
Voltage at ADC	-0.5	2.3	V

## 6.2. Power Supply Ratings



**Table 42: Power Supply Ratings** 

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
VBAT	VBAT_BB and VBAT_RF	The actual input voltages must remain between the minimum and the maximum values.	3.3	3.8	4.4	V
USB_VBUS	USB connection detection	-	3.3	5.0	5.25	V

## **6.3. Power Consumption**

Table 43: EG060K-EA Power Consumption

Description	Conditions	Тур.	Unit
OFF state	Power down	12	μΑ
	AT+CFUN=0 (USB disconnected)	1.22	mA
	WCDMA PF = 64 (USB disconnected)	2.545	mA
	WCDMA PF = 128 (USB disconnected)	2.01	mA
	WCDMA PF = 512 (USB disconnected)	1.51	mA
Clean state	LTE-FDD PF = 32 (USB disconnected)	4.49	mA
Sleep state	LTE-FDD PF = 64 (USB disconnected)	3.68	mA
	LTE-FDD PF = 128 (USB disconnected)	2.71	mA
	LTE-TDD PF = 32 (USB disconnected)	4.82	mA
	LTE-TDD PF = 64 (USB disconnected)	3.95	mA
	LTE-TDD PF = 128 (USB disconnected)	2.90	mA
	WCDMA PF = 64 (USB disconnected)	11.02	mA
Idle state	WCDMA PF = 64 (USB 2.0 connected)	17.43	mA
	LTE-FDD PF = 64 (USB disconnected)	11.51	mA



	LTE-FDD PF = 64 (USB 2.0 connected)	17.71	mA
	LTE-TDD PF = 64 (USB disconnected)	11.94	mA
	LTE-TDD PF = 64 (USB 2.0 connected)	18.20	mA
	WCDMA B1 HSDPA CH10700 @ 22.22 dBm	559	mA
	WCDMA B1 HSUPA CH10700 @ 21.34 dBm	516	mA
	WCDMA B3 HSDPA CH1338 @ 22.31 dBm	609	mA
WCDMA data	WCDMA B3 HSUPA CH1338 @ 21.53 dBm	565	mA
transfer (GNSS OFF)	WCDMA B5 HSDPA CH4407 @ 22.29 dBm	550	mA
	WCDMA B5 HSUPA CH4407 @ 21.49 dBm	522	mA
	WCDMA B8 HSDPA CH3012 @ 22.27 dBm	635	mA
	WCDMA B8 HSUPA CH3012 @ 21.62 dBm	563	mA
	LTE-FDD B1 CH300 @ 22.81 dBm	749	mA
	LTE-FDD B3 CH1575 @ 23.42 dBm	743	mA
	LTE-FDD B5 CH2525 @ 22.94 dBm	583	mA
	LTE-FDD B7 CH3100 @ 23.18 dBm	684	mA
LTE data	LTE-FDD B8 CH3625 @ 22.91 dBm	688	mA
transfer (GNSS OFF)	LTE-FDD B20 CH6300 @ 22.95 dBm	713	mA
	LTE-FDD B28 CH27460 @ 22.93 dBm	658	mA
	LTE-TDD B38 CH38000 @ 23.21 dBm	421	mA
	LTE-TDD B40 CH39150 @ 23.14 dBm	440	mA
	LTE-TDD B41 CH40740 @ 23.06 dBm	415	mA
	WCDMA B1 CH10700 @ 23.12 dBm	601	mA
WCDMA voice	WCDMA B3 CH1338 @ 23.17 dBm	657	mA
call	WCDMA B5 CH4407 @ 23.24 dBm	606	mA
	WCDMA B8 CH3012 @ 23.23 dBm	698	mA



Table 44: EG120K-EA Power Consumption

Description	Conditions	Тур.	Unit
OFF state	Power down	12	μΑ
	AT+CFUN=0 (USB disconnected)	1.1	mA
	WCDMA PF = 64 (USB disconnected)	2.71	mA
	WCDMA PF = 128 (USB disconnected)	2.11	mA
	WCDMA PF = 512 (USB disconnected)	1.64	mA
Class state	LTE-FDD PF = 32 (USB disconnected)	4.32	mA
Sleep state	LTE-FDD PF = 64 (USB disconnected)	3.36	mA
	LTE-FDD PF = 128 (USB disconnected)	1.88	mA
	LTE-TDD PF = 32 (USB disconnected)	4.1	mA
	LTE-TDD PF = 64 (USB disconnected)	3.65	mA
	LTE-TDD PF = 128 (USB disconnected)	2.00	mA
	WCDMA PF = 64 (USB disconnected)	9.83	mA
	WCDMA PF = 64 (USB 2.0 connected)	16.10	mA
lalla atata	LTE-FDD PF = 64 (USB disconnected)	10.15	mA
Idle state	LTE-FDD PF = 64 (USB 2.0 connected)	16.46	mA
	LTE-TDD PF = 64 (USB disconnected)	10.97	mA
	LTE-TDD PF = 64 (USB 2.0 connected)	16.55	mA
	WCDMA B1 HSDPA CH10700 @ 22.08 dBm	544	mA
	WCDMA B1 HSUPA CH10700 @ 20.88 dBm	503	mA
WCDMA data	WCDMA B3 HSDPA CH1338 @ 22.02 dBm	636	mA
transfer (GNSS OFF)	WCDMA B3 HSUPA CH1338 @ 21.21 dBm	590	mA
	WCDMA B5 HSDPA CH4407 @ 22.17 dBm	516	mA
	WCDMA B5 HSUPA CH4407 @ 21.44 dBm	497	mA



	WCDMA B8 HSDPA CH3012 @ 22.21 dBm	614	mA
	WCDMA B8 HSUPA CH3012 @ 20.94 dBm	553	mA
	LTE-FDD B1 CH300 @ 22.78 dBm	695	mA
	LTE-FDD B3 CH1575 @ 22.73 dBm	760	mA
	LTE-FDD B5 CH2525 @ 22.96 dBm	572	mA
	LTE-FDD B7 CH3100 @ 23.13 dBm	782	mA
LTE data transfer	LTE-FDD B8 CH3625 @ 22.81 dBm	669	mA
(GNSS OFF)	LTE-FDD B20 CH6300 @ 22.87 dBm	684	mA
	LTE-FDD B28 CH27460 @ 22.93 dBm	628	mA
	LTE-TDD B38 CH38000 @ 23.09 dBm	396	mA
	LTE-TDD B40 CH39150 @ 22.9 dBm	489	mA
	LTE-TDD B41 CH40740 @ 22.88 dBm	443	mA
	WCDMA B1 CH10700 @ 23.01 dBm	598	mA
WCDMA voice	WCDMA B3 CH1338 @ 23.04 dBm	688	mA
call	WCDMA B5 CH4407 @ 23.18 dBm	571	mA
	WCDMA B8 CH3012 @ 23.15 dBm	693	mA

Table 45: EG060K-NA & EG120K-NA Power Consumption

Description	Conditions	Тур.	Unit
OFF state	Power down	TBD	μΑ
Sleep state	AT+CFUN=0 (USB disconnected)	TBD	mA
LTE data transfer (GNSS OFF)	LTE-FDD B2	TBD	mA
	LTE-FDD B4	TBD	mA
	LTE-FDD B5	TBD	mA
	LTE-FDD B7	TBD	mA
	LTE-FDD B12	TBD	mA



LTE-FDD B13	TBD	mA
LTE-FDD B14	TBD	mA
LTE-FDD B25	TBD	mA
LTE-FDD B26	TBD	mA
LTE-FDD B30	TBD	mA
LTE-TDD B41	TBD	mA
LTE-TDD B48	TBD	mA
LTE-FDD B66	TBD	mA
LTE-FDD B71	TBD	mA

**Table 46: EG060K-LA Power Consumption** 

Description	Conditions	Тур.	Unit
OFF state	Power down	TBD	μΑ
	AT+CFUN=0 (USB disconnected)	TBD	mA
	WCDMA PF = 64 (USB disconnected)	TBD	mA
	WCDMA PF = 128 (USB disconnected)	TBD	mA
	WCDMA PF = 512 (USB disconnected)	TBD	mA
Class state	LTE-FDD PF = 32 (USB disconnected)	TBD	mA
Sleep state	LTE-FDD PF = 64 (USB disconnected)	TBD	mA
	LTE-FDD PF = 128 (USB disconnected)	TBD	mA
	LTE-TDD PF = 32 (USB disconnected)	TBD	mA
	LTE-TDD PF = 64 (USB disconnected)	TBD	mA
	LTE-TDD PF = 128 (USB disconnected)	TBD	mA
Idla atata	WCDMA PF = 64 (USB disconnected)	TBD	mA
Idle state	WCDMA PF = 64 (USB 2.0 connected)	TBD	mA



	LTE-FDD PF = 64 (USB disconnected)	TBD	mA
	LTE-FDD PF = 64 (USB 2.0 connected)	TBD	mA
	LTE-TDD PF = 64 (USB disconnected)	TBD	mA
	LTE-TDD PF = 64 (USB 2.0 connected)	TBD	mA
	WCDMA B2 HSDPA CH9800 @ TBD dBm	TBD	mA
	WCDMA B2 HSUPA CH9800 @ TBD dBm	TBD	mA
	WCDMA B4 HSDPA CH1638 @ TBD dBm	TBD	mA
WCDMA data	WCDMA B4 HSUPA CH1638 @ TBD dBm	TBD	mA
transfer (GNSS OFF)	WCDMA B5 HSDPA CH4408 @ TBD dBm	TBD	mA
	WCDMA B5 HSUPA CH4408 @ TBD dBm	TBD	mA
	WCDMA B8 HSDPA CH3012 @ TBD dBm	TBD	mA
	WCDMA B8 HSUPA CH3012 @ TBD dBm	TBD	mA
	LTE-FDD B2 CH900 @ TBD dBm	TBD	mA
	LTE-FDD B4 CH2175 @ TBD dBm	TBD	mA
	LTE-FDD B5 CH2525 @ TBD dBm	TBD	mA
	LTE-FDD B7 CH3100 @ TBD dBm	TBD	mA
LTE data	LTE-FDD B8 CH3625 @ TBD dBm	TBD	mA
transfer (GNSS OFF)	LTE-FDD B25 CH8365 @ TBD dBm	TBD	mA
	LTE-FDD B28 CH27460 @ TBD dBm	TBD	mA
	LTE-TDD B66 CH66786 @ TBD dBm	TBD	mA
	LTE-TDD B42 CH42590 @ TBD dBm	TBD	mA
	LTE-TDD B43 CH44590 @ TBD dBm	TBD	mA
	WCDMA B2 CH9800 @ TBD dBm	TBD	mA
WCDMA voice call	WCDMA B4 CH1638 @ TBD dBm	TBD	mA
	WCDMA B5 CH4407 @ TBD dBm	TBD	mA



WCDMA B8 CH3012 @ TBD dBm	TBD	mA
---------------------------	-----	----

Table 47: EG120K-LA Power Consumption

Description	Conditions	Тур.	Unit
OFF state	Power down	TBD	μΑ
	AT+CFUN=0 (USB disconnected)	TBD	mA
	WCDMA PF = 64 (USB disconnected)	TBD	mA
	WCDMA PF = 128 (USB disconnected)	TBD	mA
	WCDMA PF = 512 (USB disconnected)	TBD	mA
Cloop state	LTE-FDD PF = 32 (USB disconnected)	TBD	mA
Sleep state	LTE-FDD PF = 64 (USB disconnected)	TBD	mA
	LTE-FDD PF = 128 (USB disconnected)	TBD	mA
	LTE-TDD PF = 32 (USB disconnected)	TBD	mA
	LTE-TDD PF = 64 (USB disconnected)	TBD	mA
	LTE-TDD PF = 128 (USB disconnected)	TBD	mA
	WCDMA PF = 64 (USB disconnected)	TBD	mA
	WCDMA PF = 64 (USB 2.0 connected)	TBD	mA
Idlo ototo	LTE-FDD PF = 64 (USB disconnected)	TBD	mA
Idle state	LTE-FDD PF = 64 (USB 2.0 connected)	TBD	mA
	LTE-TDD PF = 64 (USB disconnected)	TBD	mA
	LTE-TDD PF = 64 (USB 2.0 connected)	TBD	mA
	WCDMA B2 HSDPA CH9800 @ TBD dBm	TBD	mA
WCDMA data	WCDMA B2 HSUPA CH9800 @ TBD dBm	TBD	mA
transfer (GNSS OFF)	WCDMA B4 HSDPA CH1638 @ TBD dBm	TBD	mA
	WCDMA B4 HSUPA CH1638 @ TBD dBm	TBD	mA



	WCDMA B5 HSDPA CH4408 @ TBD dBm	TBD	mA
	WCDMA B5 HSUPA CH4408 @ TBD dBm	TBD	mA
	WCDMA B8 HSDPA CH3012 @ TBD dBm	TBD	mA
	WCDMA B8 HSUPA CH3012 @ TBD dBm	TBD	mA
	LTE-FDD B2 CH900 @ TBD dBm	TBD	mA
	LTE-FDD B4 CH2175 @ TBD dBm	TBD	mA
	LTE-FDD B5 CH2525 @ TBD dBm	TBD	mA
	LTE-FDD B7 CH3100 @ TBD dBm	TBD	mA
LTE data	LTE-FDD B8 CH3625 @ TBD dBm	TBD	mA
transfer (GNSS OFF)	LTE-FDD B25 CH8365 @ TBD dBm	TBD	mA
	LTE-FDD B28 CH27460 @ TBD dBm	TBD	mA
	LTE-TDD B66 CH66786 @ TBD dBm	TBD	mA
	LTE-TDD B42 CH42590 @ TBD dBm	TBD	mA
	LTE-TDD B43 CH44590 @ TBD dBm	TBD	mA
	WCDMA B2 CH9800 @ TBD dBm	TBD	mA
WCDMA voice	WCDMA B4 CH1638 @ TBD dBm	TBD	mA
call	WCDMA B5 CH4407 @ TBD dBm	TBD	mA
	WCDMA B8 CH3012 @ TBD dBm	TBD	mA

# 6.4. Digital I/O Characteristics

Table 48: VDD\_EXT I/O Requirements

Parameter	Description	Min.	Max.	Unit
V <sub>IH</sub>	Input high voltage	0.7 × VDD_EXT	VDD_EXT + 0.3	V



V <sub>IL</sub>	Input low voltage	-0.3	0.3 × VDD_EXT	V
V <sub>OH</sub>	Output high voltage	VDD_EXT - 0.45	VDD_EXT	V
V <sub>OL</sub>	Output low voltage	0	0.45	V

#### Table 49: SDIO\_VDD Low-voltage I/O Requirements

Parameter	Description	Min.	Max.	Unit
ViH	Input high voltage	1.27	2.0	V
V <sub>IL</sub>	Input low voltage	-0.3	0.58	V
V <sub>OH</sub>	Output high voltage	1.4	SDIO_VDD	V
V <sub>OL</sub>	Output low voltage	0	0.45	V

#### Table 50: SDIO\_VDD High-voltage I/O Requirements

Parameter	Description	Min.	Max.	Unit
V <sub>IH</sub>	Input high voltage	0.625 × SDIO_VDD	SDIO_VDD + 0.3	V
V <sub>IL</sub>	Input low voltage	-0.3	0.25 × SDIO_VDD	V
V <sub>OH</sub>	Output high voltage	0.75 × SDIO_VDD	SDIO_VDD	V
V <sub>OL</sub>	Output low voltage	0	0.125× SDIO_VDD	V

#### Table 51: VDD\_USIM High/Low-voltage I/O Requirements

Parameter	Description	Min.	Max.	Unit
VIH	Input high voltage	0.7 × VDD_USIM	VDD_USIM + 0.3	V
V <sub>IL</sub>	Input low voltage	-0.3	0.2 × VDD_USIM	V
V <sub>OH</sub>	Output high voltage	0.8 × VDD_USIM	USIM_VDD	V
VoL	Output low voltage	0	0.4	V



#### 6.5. ESD Protection

Static electricity occurs naturally and it may damage the module. Therefore, applying proper ESD countermeasures and handling methods is imperative. For example, wear anti-static gloves during the development, production, assembly and testing of the module; add ESD protection components to the ESD sensitive interfaces and points in the product design.

Table 52: Electrostatic Discharge Characteristics (Temperature: 25 °C, Humidity: 45 %)

Tested Points	Contact Discharge	Air Discharge	Unit
VBAT, GND	±5	±10	kV
Antenna Interfaces	±4	±8	kV
Other Interfaces	±0.5	±1	kV

#### 6.6. Operation and Storage Temperatures

**Table 53: Operating and Storage Temperatures** 

Parameter	Min.	Тур.	Max.	Unit
Operating Temperature Range <sup>13</sup>	-30	+25	+75	°C
Extended Operation Range 14	-40	-	+85	°C
Storage temperature range	-40	-	+90	°C

<sup>&</sup>lt;sup>13</sup> Within operating temperature range, the module is 3GPP compliant.

<sup>&</sup>lt;sup>14</sup> To meet this extended temperature range, additional thermal dissipation improvements are required, such as passive or active heatsink, heat-pipe, vapor chamber, cold-plate etc. Within this extended temperature range, the module remains the ability to establish and maintain functions such as voice, SMS, emergency call, etc., without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as Pout, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again.



#### 6.7. Thermal Dissipation

The module offers the best performance when all internal IC chips are working within their operating temperatures. When the IC reaches or exceeds the maximum junction temperature, the module may still work but the performance and function (such as RF output power, data rate, etc.) will be affected to a certain extent. Therefore, the thermal design should be maximally optimized to ensure all internal ICs always work within in the recommended operating temperature.

The following principles for thermal consideration are provided for reference:

- Keep the module away from heat sources on your PCB, especially high-power components such as processor, power amplifier, and power supply.
- Maintain the integrity of the PCB copper layer and drill as many thermal vias as possible.
- Follow the principles below when the heatsink is necessary:
  - Do not place large size components in the area where the module is mounted on your PCB to reserve enough place for heatsink installation.
  - Attach the heatsink to the shielding cover of the module; In general, the heatsink should be larger than the module to cover the module completely;
  - Choose the heatsink with adequate fins to dissipate heat;
  - Choose a TIM (Thermal Interface Material) with high thermal conductivity, good softness and good wettability and place it between the heatsink and the module;
  - Fasten the heatsink with four screws to ensure that it is in close contact with the module to prevent the heatsink from falling off during the drop, vibration test, or transportation.




Figure 40: Placement and Fixing of the Heatsink



# 7 Mechanical Information

This chapter describes the mechanical dimensions of the module. All dimensions are measured in millimeter (mm), and the dimensional tolerances are ±0.2 mm unless otherwise specified.

#### 7.1. Mechanical Dimensions




Figure 41: Module Top and Side Dimensions (Top View)






Figure 42: Module Bottom Dimensions (Bottom View, Unit: mm)

**NOTE** 

The package warpage level of the module conforms to the *JEITA ED-7306* standard.



#### 7.2. Recommended Footprint




Figure 43: Recommended Footprint (Top View, Unit: mm)

#### **NOTE**

Keep at least 3 mm between the module and other components on the motherboard to improve soldering quality and maintenance convenience.



#### 7.3. Top and Bottom Views






Figure 44: Top and Bottom Views of EG060K-EA






Figure 45: Top and Bottom Views of EG060K-NA






Figure 46: Top and Bottom Views of EG060K-LA




Figure 47: Top and Bottom Views of EG120K-EA




Figure 48: Top and Bottom Views of EG120K-NA








Figure 49: Top and Bottom Views of EG120K-LA

#### **NOTE**

Images above are for illustration purpose only and may differ from the actual module. For authentic appearance and label, see the module received from Quectel.



# 8 Storage, Manufacturing & Packaging

#### 8.1. Storage Conditions

The module is provided in vacuum-sealed packaging. MSL of the module is rated at 3. The storage requirements are shown below.

- 1. Recommended Storage Condition: the temperature should be 23 ±5 °C and the relative humidity should be 35–60 %.
- 2. Shelf life (in vacuum-sealed packaging): 12 months in Recommended Storage Condition.
- 3. Floor life: 168 hours <sup>15</sup> in a factory where the temperature is 23 ±5 °C and relative humidity is below 60 %. After the vacuum-sealed packaging is removed, the module must be processed in reflow soldering or other high-temperature operations within 168 hours. Otherwise, the module should be stored in an environment where the relative humidity is less than 10 % (e.g. a dry cabinet).
- 4. The module should be pre-baked to avoid blistering, cracks and inner-layer separation in PCB under the following circumstances:
  - The module is not stored in Recommended Storage Condition;
  - Violation of the third requirement mentioned above;
  - Vacuum-sealed packaging is broken, or the packaging has been removed for over 24 hours;
  - Before module repairing.
- 5. If needed, the pre-baking should follow the requirements below:
  - The module should be baked for 8 hours at 120 ±5 °C;
  - The module must be soldered to PCB within 24 hours after the baking, otherwise it should be put in a dry environment such as in a dry cabinet.



<sup>15</sup> 

<sup>&</sup>lt;sup>15</sup> This floor life is only applicable when the environment conforms to *IPC/JEDEC J-STD-033*. It is recommended to start the solder reflow process within 24 hours after the package is removed if the temperature and moisture do not conform to, or are not sure to conform to *IPC/JEDEC J-STD-033*. And do not remove the packages of tremendous modules if they are not ready for soldering.



- 1. To avoid blistering, layer separation and other soldering issues, extended exposure of the module to the air is forbidden.
- 2. Take out the module from the package and put it on high-temperature-resistant fixtures before baking. All modules must be soldered to PCB within 24 hours after the baking, otherwise put them in the drying oven. If shorter baking time is desired, see *IPC/JEDEC J-STD-033* for the baking procedure.
- 3. Pay attention to ESD protection, such as wearing anti-static gloves, when touching the modules.

#### 8.2. Manufacturing and Soldering

Push the squeegee to apply the solder paste on the surface of stencil, thus making the paste fill the stencil openings and then penetrate to the PCB. Apply proper force on the squeegee to produce a clean stencil surface on a single pass. To guarantee module soldering quality, the thickness of stencil for the module is recommended to be 0.13–0.18 mm. For more details, see **document [6]** 

The peak reflow temperature ranges from 235–246 °C, with 246 °C as the absolute maximum reflow temperature. To avoid damage to the module caused by repeated heating, it is strongly recommended that the module should be mounted only after reflow soldering for the other side of PCB has been completed. The recommended reflow soldering thermal profile (lead-free reflow soldering) and related parameters are shown below.




Figure 50: Reflow Soldering Thermal Profile

Table 54: Recommended Thermal Profile Parameters



Factor	Recommendation
Soak Zone	
Max slope	1–3 °C/s
Soak time (between A and B: 150 °C and 200 °C)	70–120 s
Reflow Zone	
Max slope	1–3 °C/s
Reflow time (D: over 217 °C)	40–70 s
Max temperature	235–246 °C
Cooling down slope	-1.5 to -3 °C/s
Reflow Cycle	
Max reflow cycle	1

#### **NOTE**

- 1. If a conformal coating is necessary for the module, do NOT use any coating material that may chemically react with the PCB or shielding cover, and prevent the coating material from flowing into the module.
- 2. Avoid using ultrasonic technology for module cleaning since it can damage crystals inside the module
- 3. Due to the complexity of the SMT process, please contact Quectel Technical Supports in advance for any situation that you are not sure about, or any process (e.g. selective soldering, ultrasonic soldering) that is not mentioned in *document [6]*.



#### 8.3. Packaging Specifications

The module adopts carrier tape packaging and details are as follow:

#### 8.3.1. Carrier Tape

Dimension details are as follow:




Figure 51: Carrier Tape Dimension Drawing

**Table 55: Carrier Tape Dimension Table (Unit: mm)** 

W	Р	Т	Α0	В0	K0	K1	F	E
56	48	0.35	40	37.5	3.9	5.3	26.2	1.75



#### 8.3.2. Plastic Reel





Figure 52: Plastic Reel Dimension Drawing

Table 56: Plastic Reel Dimension Table (Unit: mm)


øD1	øD2	W
330	100	56.5

#### 8.3.3. Packaging Process




Place the module into the carrier tape and use the cover tape to cover them; then wind the heat-sealed carrier tape to the plastic reel and use the protective tape for protection. One plastic reel can load 200 modules.

Place the packaged plastic reel, humidity indicator card and desiccant bag into a vacuum bag, then vacuumize it.







Place the vacuum-packed plastic reel into a pizza box.

Put 4 pizza boxes into 1 carton and seal it. One carton can pack 800 modules.




Figure 53: Packaging Process



# 9 Appendix References

#### **Table 57: Related Documents**

Document Name		
[1] Quectel_UMTS&LTE_EVB_R2.0_User_Guide		
[2] Quectel_EG060K-EA_CA_Feature		
[3] Quectel_EG120K-EA_CA_Feature		
[4] Quectel_EG060K-EA&EG120K-EA_AT_Commands_Manual		
[5] Quectel_RF_Layout_Application_Note		
[6] Quectel_Module_Secondary_SMT_Application_Note		

#### **Table 58: Term and Abbreviation**

Abbreviation	Description
AMR	Adaptive Multi-Rate
AMR-WB	Adaptive Multi-Rate Wideband
bps	bit(s) per second
CHAP	Challenge-Handshake Authentication Protocol
CPE	Customer Premise Equipment
CS	Coding Scheme
CTS	Clear To Send
DC-HSPA	Dual-Carrier High Speed Packet Access
DFOTA	Delta Firmware Upgrade Over-the-Air



DL	Downlink
DRX	Discontinuous Reception
DTR	Data Terminal Ready
DTX	Discontinuous Transmission
eMMC	Embedded Multi Media Card
EFR	Enhanced Full Rate
ESD	Electrostatic Discharge
EVB	Evaluation Board
FR	Full Rate
GLONASS	Global Navigation Satellite System (Russia)
GMSK	Gaussian Minimum Shift Keying
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
HR	Half Rate
HSPA+	Evolved High Speed Packet Access
I/O	Input/Output
LED	Light Emitting Diode
LNA	Low-Noise Amplifier
LTE	Long-Term Evolution
MIMO	Multiple Input Multiple Output
MO	Mobile Originated
MOSFET	Metal-Oxide-Semiconductor Field-Effect Transistor
MS	Mobile Station
MT	Mobile Terminated
PAP	Password Authentication Protocol



PCB	Printed Circuit Board
PDU	Protocol Data Unit
PPP	Point-to-Point Protocol
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase Shift Keying
RF	Radio Frequency
RHCP	Right Hand Circular Polarization
Rx	Receive
SD Card	Secure Digital Card
SIMO	Single Input Multiple Output
SLIC	Subscriber Line Interface Circuit
SMS	Short Message Service
TDD	Time Division Duplex
Тх	Transmit
UL	Uplink
UMTS	Universal Mobile Telecommunications System
URC	Unsolicited Result Code
(U)SIM	(Universal) Subscriber Identity Module
Vmax	Maximum Voltage
Vnom	Nominal Voltage
Vmin	Minimum Voltage
V <sub>IH</sub> max	Maximum High-Level Input Voltage
V <sub>IH</sub> min	Minimum High-Level Input Voltage
V <sub>IL</sub> max	Maximum Low-Level input Voltage
VSWR	Voltage Standing Wave Ratio

