

PCB MARK & LABEL


Heat Sink	
Optical Marks	T1 MARK MARK MARK MARK MARK MARK T2 MARK MARK MARK MARK MARK MARK T3 MARK MARK MARK MARK MARK MARK T4 MARK MARK MARK MARK MARK MARK T5 MARK MARK MARK MARK MARK MARK T6 MARK MARK MARK MARK MARK MARK
Label Outline	LOT Number ☐ H1 20mm X 10mm S/N/MAC ☐ H2 10mm X 10mm
Silkscreen	PCB Name & Version ELO3399 ☐ ENG Version A20xxx ☐ SMT DIP ROHS (E472673) ELO3399 A20xxx
Mounting Hole	H10/H8/H13, top and bottom views are prohibited from being plated; H5 top view is prohibited from being plated; bottom view is prohibited from being plated; Through-hole metal inner layer connection is prohibited.

SIGNWAY			
Project:	E3S2066_R04_1		
File:	01.Msc		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	ZhangboKYanglin	Sheet:	1 of 32

Change List

Version	Date	Author	Change Note	Approved
V0.5	March 02, 2020	Zhangbo&Yangyin	First edition.	Zhouchangliang
V0.6	March 27, 2020	Zhangbo&Yangyin	Modified dual power input switch; Replaced Type-C VBUS switch by discrete component circuit.	Zhouchangliang
V0.7	April 05, 2020	Zhangbo&Yangyin	Modified power path for Ethernet wake up featrue; Reserved hardware options for HWID configuration.	Zhouchangliang
V0.8	April 08, 2020	Zhangbo&Yangyin	1.Modified Camera CON17 definition; 2.Modified Microphone&Speaker CON1.25 mm ,delete CON13; 3.Modified Dimension of locating hole	Zhouchangliang
V0.9	April 08, 2021	Zhangbo&Yangyin	1.Modified RJ45/Speaker definition; 2.Change L31 PCB footprint	Zhouchangliang
V0.10	April 14, 2022	Zhangbo&Yangyin	1.Modified USB 2.0 HUB 2.Change R324 PCB footprint 3.Change EDP POWER BL12 (OPTION) 4.Change UART TO GPIO CON 5. Change TP&CAMERA PIN20	Zhouchangliang
V0.11	April 15, 2023	Zhangbo&Yangyin	1.Change GPIO_OUT to 5V POWER OUT	Zhouchangliang


			
Project:	E352066_R04_1		
File:	02.Change List		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	Zhangbo&Yangyin	Sheet:	2 of 32



I2C MAP

Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
I2C0	GPIO1_W7/SP13_RXD/I2C0_SDA GPIO1_C0/SP13_TXD/I2C0_SCL	PMU102	I2C_SDA_PMIC I2C_SCL_PMIC	VCC_3V0	Rockchip RK808	0x1b	PMIC	100kHz,400KHz
					SY8377FNC	0x40	DC-DC BUCK	100kHz,400KHz,3.4MHz
					SY8388FNC	0x41	DC-DC BUCK	100kHz,400KHz,3.4MHz
					PT7C4337	0xd0,0xd1	RTC	100kHz
I2C1	GPIO4_A1/I2C1_SDA GPIO4_A2/I2C1_SCL	API05	I2C1_SDA_V18 I2C1_SCL_V18	VCC_V18	ES9288/1.8V	0x10,0x11	Audio codec	100kHz
					FUSB302MPK/1.8V	0x44,0x46	USB-TypeC Mux	100kHz
					GL852	0x2C	USB HUB	100kHz
I2C2	GPIO2_A0/VOP_D0/CI/F_D0/I2C2_SDA GPIO2_A1/VOP_D1/CI/F_D1/I2C2_SCL	API02	I2C2_SDA_V18 I2C2_SCL_V18	VCC_V18	MMA8452Q/1.8V	0x1D,0x1E	G-SENSOR	100kHz,400KHz,
I2C3	GPIO4_C0/I2C3_SDA/UART2B_RX GPIO4_C1/I2C3_SCL/UART2B_TX	API04	I2C3_SDA I2C3_SCL	VCC_3V0	TP/3.3V	TD0	TP TOUCH	100kHz,400KHz,3.4MHz
I2C4	GPIO1_B3/I2C4_SDA GPIO1_B4/I2C4_SCL	PMU102	I2C4_SDA I2C4_SCL	VCC_3V0	SM201/3.0V	0xA0 0xE0	EEPROM	10kHz
I2C5	GPIO3_B2/MAC_RMII/12C5_SDA GPIO3_B3/MAC_CLK/12C5_SCL	API01	MAC USB					
I2C6	GPIO2_B1/SP12_RXD/CI/F_HREF/I2C6_SDA GPIO2_B2/SP12_TXD/CI/F_CLKIN/I2C6_SCL	API02	I2C6_SDA_V18 I2C6_SCL_V18	VCC_V18	MCU/3.0V	0XE2,0XE3	SY9329	20kHz
I2C7	GPIO2_A7/VOP_D7/CI/F_D7/I2C7_SDA GPIO2_B0/VOP_CLK/CI/F_VSYNC/I2C7_SCL	API02	I2C7_SDA_V18 I2C7_SCL_V18	VCC_V18	MIP1_CSI /1.8V			100kHz

USB MAP




SIGIWAY			
Project: E352066_RM_1			
File: 05I2C&USB Map			
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	ZhanghuiYang	Sheet:	5 of 32


Power Domain Map

Part Port	Domain	Pin name in datasheet	I/O type	Power supply	Power source
Part C	PMUI01	pmui01_gpio0ab	1.8V only	VCCA_1V8	RK808-D VLD03
Part E	PMUI02/PART E	pmui830_gpiolabcd	3.0V	VCC_1V5	RK808-D Buck4 RK808-D VLDO6
Part I	API01	gmac_gpio3abc	3.3V only	VCC_1V8 VCC3V3_LAN	RK808-D Buck4
Part L	API02	bt656_gpio2ab	1.8V	VCC_1V8	RK808-D VLD03
Part G	API03	wifi/bt_gpio2cd	1.8V only	VCC_1V8	RK808-D Buck4
Part K	API04	gpio1830_gpio4cd	1.8V 3.0V(Default)	VCC_1V5 VCC_3V0	RK808-D VLDO6 RK808-D VLDO8
Part J	API05/PART J	audio_gpio3d_gpio4a	VCC1V8_CODEC	VCC1V8_CODEC	RK808-D VLD01
Part F	SDMMC0	sdmmc_gpio4b	1.8V 3.0V(Default)	VCC_SDIO	RK808-D VLDO4


			
Project:	E352066_R04_1		
File:	06.Power Domain Map		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	Zhanghui&Yangyin	Sheet:	6 of 32





DDR FILTER Note:R10 cannot be deleted




DDR FILTER Note:R11 cannot be deleted





SIGNWAY			
Project: E352066_RM_1			
File: 99.RV3399 DDR Controller			
Date: Wednesday, September 08, 2021	Rev: A0	Drawn by: ZhangshuYong	Sheet: 9 of 32



			
Project:	E352066_R04_1		
File:	10.RK3399 Flash&SDMMC Controller		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	Zhangbo&Yangyin	Sheet:	10 of 32





USB2.0




USB2.0 design rule:
1.Max intra-pair skew < 4 ps;
2.Max trace length < 6 inches;
3.Max allowed via < 4;
4.Trace impedance 90ohm+/-10%;
5.The distance between other signals follows the 3W rule;

USB3.0



USB3.0 design rule:
1.Max intra-pair skew < 4 ps;
2.Max length skew between TX and RX < 1.6 ns;
3.Max trace length < 6 inches;
4.Max allowed via < 4;
5.Trace impedance 90ohm+/-10%;
6.The distance between other signals follows the 3W rule;

DP design rule:
1.Max intra-pair skew < 4 ps;
2.Max trace length < 6 inches;
3.Max allowed via < 4;
4.Trace impedance 90ohm+/-10%;
5.The distance between other signals follows the 3W rule;



SIGNWAY			
Project: E352066_RM_1			
File: 11.RK3399 USB/USBC Controller			
Date: Wednesday, September 06, 2021	Rev: A0		
Designed by: ZhenghuiYongxin	Sheet: 11 of 32		

U1V

RK3399

ADC_IN0
ADC_IN1
ADC_IN2
ADC_IN3
ADC_IN4

AG28

AH28

AG25

AG28

AH27

ADC_AVDD

AC24

VCCA_1V8

C100

0.1uF/16V

C0201

DC_POWER_ADC

C393

1nF/25V

C0402

POE_POWER_ADC

C403

1nF/25V

C0402

PD_VBUS_TYPEC0_ADC

C404

1nF/25V

C0402

布线较长，预留电容，防止电压波动，影响测试；
靠近CPU引脚放置
20200804

VCCA_1V8

TP72

TP-1_5MM

HW ID0

ADKEY_IN

C101

1nF/25V

C0402

R26

10K_1%

R0402

R27

NC

R0402

TP71

TP-1_5MM

ADKEY_IN

[8]

VCCA_1V8

TP64

TP-1_5MM

HW ID1

HW_ID1

GPIO0_A1

[8]

R24

NC

R0402

R25

10K

R0402

HW Version

VCCA_1V8

R357

NC

R0402

TP63

TP-1_5MM

HW_VER2

GPIO0_A5

[8]

R307

10K

R0402

VCCA_1V8

R308

10K

R0402

TP68

TP-1_5MM

HW_VER1

GPIO3_D6

[8]

R309

NC

R0402

VCCA_1V8

R311

NC

R0402

TP10

TP-1_5MM

HW_VER0

GPIO2_D4

[15]

R310

10K

R0402

改为v3版本

RK3399 project hardware ID definiton

ADC1 Function1: Hold on ZERO when AC plug in cold boot, enter Flash Image Mode.
ADC1 Function2: Secondary definition of product hardware ID.
GPIO0_A1: Main definiton of of product hardware ID.

Seq.	GPIO0_A1	R27	ADC	HW ID	Date
01.	Low	NC	1.800V	E472673 (15.6)	March 02, 2020
02.	Low	91K	1.622V	E472828 (21.5)	
03.	Low	39K	1.433V	E473060 (10.1)	
04.	Low	22K	1.238V	E473261 (BACKPACK)	
05.	Low	13K	1.017V	E679524 (USB-C)	
06.	Low	9.1K	0.858V	TBD	
07.	Low	6.2K	0.689V	TBD	
08.	Low	3.9K	0.505V	TBD	
09.	High	NC	1.800V	TBD	
10.	High	91K	1.622V	TBD	
11.	High	39K	1.433V	TBD	
12.	High	22K	1.238V	TBD	
13.	High	13K	1.017V	TBD	
14.	High	9.1K	0.858V	TBD	
15.	High	6.2K	0.689V	TBD	
16.	High	3.9K	0.505V	TBD	

E472673 Hardware Version

Seq.	GPIO0_A5	GPIO3_D6	GPIO2_D4	HW Version	Date
01.	0	0	0	V1 (EVT)	March 26, 2020
02.	0	0	1	V2	TBD
03.	0	1	0	V3	TBD
04.	0	1	1	V4	TBD
05.	1	0	0	V5	TBD
06.	1	0	1	V6	TBD
07.	1	1	0	V7	TBD
08.	1	1	1	V8	TBD

SIGNWAY

Project: E352066_R04_1

File: 12.RK3399 SARADC/Key

Date: Wednesday, September 08, 2021

Rev: A0

Designed by: Zhangho&Yangin

Sheet: 12 of 32



U1L
RK3399

GPI02_A0/VOP_D0/CIF_D0/I2C2_SDA_u
GPI02_A1/VOP_D1/CIF_D1/I2C2_SCL_u
GPI02_A2/VOP_D2/CIF_D2_d
GPI02_A3/VOP_D3/CIF_D3_d
GPI02_A4/VOP_D4/CIF_D4_d
GPI02_A5/VOP_D5/CIF_D5_d
GPI02_A6/VOP_D6/CIF_D6_d
GPI02_A7/VOP_D7/CIF_D7/I2C7_SDA_u
GPI02_B0/VOP_CLK/CIF_VSYNC/I2C7_SCL_u
GPI02_B1/SPI2_RXD/CIF_HREF/I2C6_SDA_u
GPI02_B2/SPI2_TXD/CIF_CLKIN/I2C6_SCL_u
GPI02_B3/SPI2_CLK/VOP_DEN/CIF_CLKOUTA_u
GPI02_B4/SPI2_CSn0_u

APIO2_VDDPST
APIO2_VDD

G31 << I2C2_SDA_1V8 [29]
H25 << I2C2_SCL_1V8 [29]
H30 << DVP_PWR [30]
F28 << Camera_RST_L [30]
H29 << EDGEUSB_EN3 [20]
F29 << TYPEC0_CC_INT_L [19]
H27 << EDGEUSB_EN2 [20]
G30 << I2C7_SDA_1V8 [30]
H28 << I2C7_SCL_1V8 [30]
F30 << I2C6_SDA_1V8 [19]
H24 << I2C6_SCL_1V8 [19]
H31 << CIF_CLKO [30]
F31 << DVP_PDN0_H [30]


J24 << VCC_1V8
K23 << VCC_1V8



U1R
RK3399

MIPI_RX0_D0P
MIPI_RX0_D0N
MIPI_RX0_D1P
MIPI_RX0_D1N
MIPI_RX0_CLKP
MIPI_RX0_CLKN
MIPI_RX0_D2P
MIPI_RX0_D2N
MIPI_RX0_D3P
MIPI_RX0_D3N
MIPI_RX0_REXT
MIPI_RX0_AVDD_1V8

AK15 << MIPI_RX0_D0P [30]
AL15 << MIPI_RX0_D0N [30]
AK14 << MIPI_RX0_D1P [30]
AL14 << MIPI_RX0_D1N [30]
AK13 << MIPI_RX0_CLKP [30]
AL13 << MIPI_RX0_CLKN [30]
AK12 << MIPI_RX0_D2P
AL12 << MIPI_RX0_D2N
AK11 << MIPI_RX0_D3P
AL11 << MIPI_RX0_D3N





U1P
RK3399

MIPI_TX1/RX1_D0P
MIPI_TX1/RX1_D0N
MIPI_TX1/RX1_D1P
MIPI_TX1/RX1_D1N
MIPI_TX1/RX1_CLKP
MIPI_TX1/RX1_CLKN
MIPI_TX1/RX1_D2P
MIPI_TX1/RX1_D2N
MIPI_TX1/RX1_D3P
MIPI_TX1/RX1_D3N
MIPI_TX1/RX1_REXT
MIPI_TX1/RX1_AVDD_1V8

AK6
AL6
AK7
AL7
AK8
AL8
AK9
AL9
AK10
AL10
AF11
AC10


SIGNWAY			
Project:	E352066_R04_1		
File:	13.RK3399 DVP Interface		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	ZhanghuiYangin	Sheet:	13 of 32





```
eDP design rule:
1.Max intra-pair skew < 4 ps;
2.Max trace length < 6 inches;
3.Max allowed via < 4;
4.Trace impedance 90ohm+/-10%;
5.The distance between other signals
  follows the 3W rule;
```


MIPI design rule:

- 1.Max intra-pair skew < 4 ps;
- 2.Max length skew between clk and data < 7ps;
- 3.Max trace length < 7.2 inches;
- 4.Max allowed via < 4;
- 5.Trace impedance 100ohm+/-10%;
- 6.The distance between other signals follows the 3W rule;




			
Project:	E352066_R04_1		
File:	14.RK3399 Display Interface		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	Zhangbo&Yangyin	Sheet:	14 of 32






core物料修改，固定脚确认封装匹配
201603




$$T_{ss} = C_{ss} * 0.6V / 10\mu A \quad V_o = 0.6X(1 + R_a/R_b)$$

5A DC-DC



$$T_{ss} = C_{ss} * 0.6V / 10\mu A \quad V_o = 0.6X(1 + R_a/R_b)$$


5A DC-DC




10V	0.756
12V	0.908
13V	0.983
15V	1.134
19V	1.437
20V	1.513
23V	1.739
24V	1.815

ZMM2V0
 sod-123


PMIC




Over-temperature
Protection




VDD_CPU_B power




VDD_GPU power




VCC3V3_SYS power



VDD_LOG power





```
VCC_0V9 power
```







			
Project:	E362066_R04_1		
File:	18.Power-PMIC RK808-D		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	ZhangboYanjin	Sheet:	18 of 32





CON8物料修改, 固定脚待确认封装匹配性
200623




SMBUS ADDRESS : 0X2C




20




二極管靠近IC引腳設置





一、緒論



二极管靠近IC引脚放置



二種特異性1:2運動效果

[illegible][illegible]

			
Project:	E352066_R04_1		
File:	21.USB 3.0HOST &TP		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	Zhangbo&Yanglin	Sheet:	21 of 32

eMMC FLASH

Note: All the Power filter capacitors should be placed close to the power pins of eMMC

Note: Reserve TestPoint for firmware update. If EMMC_CLK=0V at power-on reset, then system will enter into Maskrom mode.

EMMC_D0 TP2 TP-1MM

EMMC_D0 TP3 TP-1MM

Project: E352066_R04_1


File: 22.Memory-eMMC

Date: Wednesday, September 08, 2021

Designed by: ZhenghuiYong


Rev: A0






Sheet: 22 of 32




Note: VBAT power supply range is 3.0V~4.8V.









SiGNWAY			
Project: E352066_R04_1			
File: 25.LED/KEY			
Date: Wednesday, September 08, 2021		Rev: A0	
Designed by: Zhangho&Yangyin		Sheet: 25 of 32	







TF CARD



VCC3V0 SD power




			
Project:	E352066_R04_1		
File:	27.TF Card/GPIO		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	Zhangbo.Yangjin	Sheet:	27 of 32





Panel Model:BOE PT156FHM-N10

eDP Panel






注意：
1、eDP1.2a及以上协议的eDP显示屏，Aux的偏置电阻不贴。
2、若是较低协议的显示屏，需要贴片。





			
Project:	E352066_R04_1		
File:	28.Edp Disply		
Date:	Wednesday, September 08, 2021	Rev:	All
Designed by:	Zhangbo/Yangjin	Sheet:	26 of 32

	LIS3DH	MMA8452Q	ISM303D
C8001	NC	NC	4.7uF
R8002	0ohm	NC	NC
R8001	NC	0ohm	NC
C8003	NC	0.1uF	0.22uF
R8003	NC	NC	0R
R8004	NC	NC	0R






The MMA8452Q's standard slave address is a choice between the two sequential addresses 0011100 and 0011101. The selection is made by the high and low logic level of the SA0 (pin 7) input respectively. The slave addresses are factory programmed and alternate addresses are available at customer request




电阻电容位置保留，网络为单端网络



SIGNWAY			
Project:	E352066_R04_1		
File:	29.G-sensor&RTC		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	ZhanghuiYangyin	Sheet:	29 of 32




SIGNWAY			
Project: E3S2066_R04_1			
File: 30.MIP1 IN			
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	Zhangbo/Yanglin	Sheet:	30 of 32



SIGNWAY			
Project: E3S2066_R04_1			
File: 31.POWER&KEY Controller			
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	ZhangboKYanglin	Sheet:	31 of 32

eFUSE

Note: For eFUSE programming, can be removed if do not use eFUSE.



Project:	E352066_R04_1		
File:	32.eFUSE		
Date:	Wednesday, September 08, 2021	Rev:	A0
Designed by:	ZhanghuiYangyin	Sheet:	32 of 32