



Website: www.gosuncnwelink.com E-mail: welink@gosuncn.com

Hardware Development Guide

# **Revision History**

Version	Date	Description
1.0	2020-11-20	1 <sup>st</sup> released version

Hardware Development Guide

# **About This Document**

#### A. Application Range

This document is the Product Technical Specification for the GM500-U1G\_AGSM/WCDMA/LTE-FDD module. It defines the high level product features and illustrates the interface for these features. This document is intended to cover the hardware aspects of the product, including electrical and mechanical.

#### B. Reading Note

The symbols below are the reading notes you should pay attention on:

### A: WARNING or ATTENTION

## **INOTE or REMARK**

#### C. Purpose

This document provides the hardware solutions and development fundamentals for a product with the module. By reading this document, the user can have an overall knowledge of the module and a clear understanding of the technical parameters. With this document, the user can successfully fulfill the application and development of wireless Internet product or equipment.

Besides the product features and technical parameters, this document also provides the product reliability tests and related testing standards, RF performance indexes and a guide on the design of user circuits, to provide the user with a complete design reference.

# 

To ensure the module manufacturing and welding quality, do as the chapter 7 of Manufacturing Guide in this document. The force on the squeegee should be adjusted so as to produce a clean stencil surface on a single pass and ensure the module soldering quality.

#### D. Abbreviations

Table below is a list of abbreviations involved in this document, as well as the English full names.

Abbreviations	Full Name
3GPP	Third Generation Partnership Project
AP	Another name of DTE
СНАР	Challenge Handshake Authentication Protocol
CE	European Conformity
CMOS	Complementary Metal Oxide Semiconductor
DCE	Data Communication Equipment
DL	Downlink
DTE	Data Terminal Equipment
EIA	Electronic Industries Association
EMC	Electromagnetic Compatibility
ESD	Electro-Static discharge
ESR	Equivalent Series Resistance
FDD	Frequency Division Duplex
GPIO	General-purpose I/O
LCC	Leadless Chip Carrier

Hardware Development Guide

LDO	Low-Dropout
LED	Light Emitting Diode
LTE	Long Term Evolution
ME	Mobile Equipment
MO	Mobile Origination Call
MT	Mobile Termination Call
MSB	Most Significant Bit
PC	Personal Computer
РСВ	Printed Circuit Board
PDA	Personal Digital Assistant
PDU	Protocol Data Unit
РАР	Password Authentication Protocol
РРР	Point to Point Protocol
RTC	Real Time Clock
SMS	Short Messaging Service
SMT	Surface Mount Technology
SPI	Serial Peripheral Interface
TBD	To Be Determined
ТСР	Transmission Control Protocol
TIS	Total Isotropic Sensitivity
TRP	Total Radiated Power
TVS	Transient Voltage Suppressor
UART	Universal Asynchronous Receiver-Transmitter
UDP	User Datagram Protocol
UL	Up Link
USB	Universal Serial Bus
USIM	Universal Subscriber Identity Module
URC	Unsolicited result code
VIH	Logic High level of input voltage
VIL	Logic Low level of input voltage
VOH	Logic High level of output voltage
VOL	Logic Low level of output voltage

# **Safety Information**

The following safety precautions must be observed during all phases of the operation, such as usage, service or repair of any cellular terminal or mobile incorporating ME3610 module. Manufacturers of the cellular terminal should send the following safety information to users and operating personnel and to incorporate these guidelines into all manuals supplied with the product. If not so, GOSUNCN does not take on any liability for customer failure to comply with these precautions.

Full attention must be given to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a hands free kit) cause distraction and can lead to an accident. You must comply with laws and regulations restricting the use of wireless devices while driving.

Switch off the cellular terminal or mobile before boarding an aircraft. Make sure it switched off. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. Consult the airline staff about the use of wireless devices on boarding the aircraft, if your device offers a Airplane Mode which must be enabled prior to boarding an aircraft.

Switch off your wireless device when in hospitals or clinics or other health care facilities. These requests are designed to prevent possible interference with sensitive medical equipment.

GSM cellular terminals or mobiles operate over radio frequency signal and cellular network and cannot be guaranteed to connect in all conditions, for example no mobile fee or an invalid SIM card. While you are in this condition and need emergent help, please remember using emergency call. In order to make or receive call, the cellular terminal or mobile must be switched on and in a service area with adequate cellular signal strength.

Your cellular terminal or mobile contains a transmitter and receiver. When it is on, it receives and transmits radio frequency energy. RF interference can occur if it is used close to TV set, radio, computer or other electric equipment.

In locations with potentially explosive atmospheres, obey all posted signs to turn off wireless devices such as your phone or other cellular terminals. Areas with potentially explosive atmospheres including fuelling areas, below decks on boats, fuel or chemical transfer or storage facilities, areas where the air contains chemicals or particles such as grain, dust or metal powders.

Hardware Development Guide

# Contents

Revision History I	
About This Document	
Safety Information	IV
Contents	v
Tables	VIII
Figures	x
1. Product Overview	
1.1. General Description	
1.2. Key Features	
1.3. Function Diagram	
1.4. Evaluation Board	
2. Application Interface	
2.1. General Description	
2.2. Pin Assignment	
2.3. Pin Description	
2.4. Power Supply	
2.4.1. Power Supply Pins	
2.4.2. Decrease Voltage Drop	
2.4.3. Reference Circuit of Power Supply	
2.5. Turn on Scenarios	
2.6. Turn off Scenarios	
2.7. Reset Scenarios	
2.8. USIM Card Interface	
2.8.1. Description of USIM pins	
2.8.2. Design Considerations for USIM Card Holder	
2.9. USB Interface	
2.10. UART Interface	
2.10.1. UART CONNECTION	
2.10.2. UART LEVEL MATCH	
2.10.3. Use ic for level switch	
2.11. Network Status Indication	
2.12. POWER_ON/OFF Status Indicator ON_STATE	
2.13. ADC Interface.	
2.14. WAKEUP_IN Signal	
2.15. WAKEUP OUT Signal	

Hardware Development Guide
----------------------------

2.16. GPIO Interface.	48
2.17. USB_BOOT	49
2.18. SDCardInterface	49
2.19. SGMII Interface	51
3. Antenna Interface	
3.1. Pin Definition	
3.2. Reference Design	
3.3. Reference PCB Layout of Antenna	
3.4. Suggestions for EMC & ESD Design	
3.4.1. EMC Design Requirements	
3.4.2. ESD Design Requirements	
3.5. Test Methods for Whole-Set Antenna OTA	
4. Electrical, Reliability and Radio Characteristics	57
4.1. Absolute Maximum Ratings	
4.2. Operating Temperature	
4.3. Electrostatic Discharge	
4.4. GM500-U1G Test	
4.4.1. Current Consumption	
4.4.2. RF Receiving Sensitivity	
5. Mechanical Dimensions	E 9
5. Mechanical Dimensions	
5.1. Mechanical Dimensions of the Module	
	59
<ul><li>5.1. Mechanical Dimensions of the Module</li><li>5.2. Footprint of Recommendation</li></ul>	59 60
<ul> <li>5.1. Mechanical Dimensions of the Module</li> <li>5.2. Footprint of Recommendation</li></ul>	59 60
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li></ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li> <li>5.2. Footprint of Recommendation</li> <li>6. Related Test &amp; Test Standard</li> <li>6.1. Testing Reference</li> <li>6.2. Description of Testing Environment</li> <li>6.3. Reliability Testing Environment</li> <li>6.3. Reliability Testing Environment</li> <li>7. SMT Process and Baking Guide</li> <li>7.1. Storage Requirements</li> <li>7.2. Module Plainness Standard</li> <li>7.3. Process Routing Selection</li> <li>7.3.1. Solder Paste Selection</li> <li>7.3.2. Design of module PAD's steel mesh opening on main board</li> <li>7.3.4. Module Soldering Reflow Curve</li> <li>7.3.5. Reflow method.</li> <li>7.3.6. Maintenance of defects</li> <li>7.4. Module's Baking Requirements</li> </ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li> <li>5.2. Footprint of Recommendation</li> <li>6. Related Test &amp; Test Standard</li> <li>6.1. Testing Reference</li> <li>6.2. Description of Testing Environment</li> <li>6.3. Reliability Testing Environment</li> <li>6.3. Reliability Testing Environment</li> <li>7. SMT Process and Baking Guide</li> <li>7.1. Storage Requirements</li> <li>7.2. Module Plainness Standard</li> <li>7.3.1. Solder Paste Selection</li> <li>7.3.2. Design of module PAD's steel mesh opening on main board</li> <li>7.3.3. Module Board's SMT process</li> <li>7.3.4. Module Soldering Reflow Curve</li> <li>7.3.5. Reflow method</li> <li>7.3.6. Maintenance of defects</li> <li>7.4.1. Module's Baking Environment</li> </ul>	
<ul> <li>5.1. Mechanical Dimensions of the Module</li> <li>5.2. Footprint of Recommendation</li> <li>6. Related Test &amp; Test Standard</li> <li>6.1. Testing Reference</li> <li>6.2. Description of Testing Environment</li> <li>6.3. Reliability Testing Environment</li> <li>6.3. Reliability Testing Environment</li> <li>7. SMT Process and Baking Guide</li> <li>7.1. Storage Requirements</li> <li>7.2. Module Plainness Standard</li> <li>7.3. Process Routing Selection</li> <li>7.3.1. Solder Paste Selection</li> <li>7.3.2. Design of module PAD's steel mesh opening on main board</li> <li>7.3.4. Module Soldering Reflow Curve</li> <li>7.3.5. Reflow method.</li> <li>7.3.6. Maintenance of defects</li> <li>7.4. Module's Baking Requirements</li> </ul>	

	<u>Hardware</u>	Development	Guide
8. Federal Communication Commission Interference Statement		68	

# Tables

Table 1-1 GM500-U1G Supported Band	12
Table 1-2 GM500-U1G Key Features	12
Table 2-1 IO Parameters Definition	16
Table 2-2 Logic levels Description	16
Table 2-3 Pin Description	16
Table 2-4Power Supply	24
Table 2-5 Definition of POWER_ON	
Table 2-6 Power-on Time	
Table 2-7Power-off Time	
Table 2-8Pin Definition of the USIM Interface	
Table 2-9Pin Description of Molex USIM Card Holder	
Table 2-10Pin Description of Amphenol USIM Card Holder	33
Table 2-11USB Pin Description	
Table 2-12Pin Definition of the Main UART Interface	
Table 2-13Pin Definition of the Debug UART Interface	
Table 2-14Pin Definition of Network Indicator	43
Table 2-15Working State of the Network Indicator	44
Table 2-16Pin Definition of ON_STATE	
Table 2-17 Pin Definition of the ADC	45
Table 2-18 Characteristic of the ADC	45
Table 2-19ADCinterface features(1/3 scaling)	45
Table 2-20ADC interface features(x1 scaling)	46
Table 2-21 Pin Definition of WAKEUP_IN	46
Table 2-22Pin Definition of WAKEUP_OUT	47
Table 2-23Pin Definition of GPIO	
Table2-24 Pin Definition of USB_BOOT	
Table 2-25 Pin Definition of SD controller Interface	
Table 2-26 Pin Definition of SGMIIInterface	51
Table 3-1Pin Definition ofAntenna	53

Hardware	Development	Guide

Table 4-1Absolute Maximum Ratings    57			
Table 4-2 (	Table 4-2 Operating Temperature		
Table 4-3ESD characteristic			
Table 4-4	Averaged standby DC power consumption [1]5	57	
Table 4-5	Averaged working current [1]5	58	
Table 4-6	Averaged working current [2]5	58	
Table 4-7	Conducted RF Receiving Sensitivity Typical Value [1]5	58	
Table 4-8	Conducted RF Receiving Sensitivity Typical Value [2]5	58	
Table 6-1	Testing Standard	52	
Table 6-2	Testing Environment	62	
Table 6-3	Testing Instrument & Device	63	
	Reliability Features		
Table 7-1B	Table 7-1Baking parameters    64		
Table 7-2LC	Fable 7-2LCC module PAD's steel mesh opening		

# Figures

Figure 2–1	Pin Assignment	15
Figure 2–2	The input reference circuit of VBAT	24
Figure 2–3	Reference circuit of DC-DC	25
Figure 2–4	Reference circuit of LDO	25
Figure 2–5	Reference circuit of POWER_ON	26
Figure 2–6	Timing of Turning on Mode	27
Figure 2–7T	iming of Turning off Mode	28
Figure 2–8re	eference circuit to reset module	29
	iming of Reset Mode	
Figure 2–10	Reference Circuit of the 8 Pin USIM Card	31
Figure 2–11	Reference Circuit of the 6 Pin USIM Card	31
Figure 2–12	Molex 91228 USIM Card Holder	32
Figure 2–13	Amphenol C707 10M006 512 2 USIM Card Holder	33
Figure 2–14	Reference Circuit of USB Application	34
Figure 2–15	Reference Circuit of USB Communication between module and AP	35
Figure 2–16	Reference circuit of USB when USB is not the desired function	35
Figure 2–17	Schematic of 8-wire UART Connection	37
Figure 2–18	Schematic of 3-wire UART Connection	37
Figure 2–19	Schematic of 4-wire UART Connection	37
Figure 2–20	Recommended TXD circuit	38
Figure 2–21	Recommended RXD circuit	39
Figure 2–22	Recommended RTS circuit	40
Figure 2–23	Recommended CTS circuit	41
Figure 2–24	Recommended 8-wires UART level switch circuit	42
Figure 2–25	Recommended 4-wires UART level switch circuit	43
Figure 2–26	Recommended 2-wires UART level switch circuit	43
Figure 2–27	The test point of debug UART	43
Figure 2–28	Reference Circuit of the Network Indicator	44
Figure 2–29	ADC internal structure	45
Figure 2–30	WAKEUP_IN input sequence	46

Hardware Development Guide

Figure 2–31 WAKEUP_IN reference design	47
Figure 2–32 The output signal of WAKEUP_OUT	48
Figure 2–33 WAKEUP_OUTreference design	48
Figure 2–34 USB_BOOTreference design	49
Figure 2–35 SD cardreference design	50
Figure 2–36 SGMII + AR8033typical connection	52
Figure 3–1Reference Circuit of Antenna Interface	54
Figure 3–2Reference Circuit of GNSS Antenna	54
Figure 3–3 The OTA test system of CTIA	56
Figure 5–1GM500-U1G Top and Side Dimensions	59
Figure 5–2GM500-U1G Bottom Dimensions (perspectiveview)	60
Figure 5–3 Recommended Footprint (perspectiveview)	61
Figure 7–1 Module Board's Steel Mesh Diagram	65
Figure 7–2Material Module Pallet	65
Figure 7–3 Tape Reel Dimension	66
Figure 7–4Module Furnace Temperature Curve Reference Diagram	67

# **1. Product Overview**

### **1.1. General Description**

GM500-U1G isaLTE/WCDMA wireless communication module with LCC+LGA interface. It is widely applied to but not limited to the various products and equipment such as laptops, vehicle-mounted terminals, and electric devices, by providing data services.

Customer can choose the dedicated type based on the wireless network configurationand using area. The following table shows the entire radio band configuration of GM500-U1G series.

PID	RF support	RF Band	Transmit Frequency (TX)	Receive Frequency (RX)
GM500-U1G(CAT4)	GM500-U1G(CAT4) LTE FDD	B2	1850 to 1910 MHz	1930 to 1990 MHz
		B4	1710 to 1755 MHz	2110 to 2155 MHz
		B5	824 to 849 MHz	869 to 894 MHz
		B12	699 to 716 MHz	729 to 746 MHz
	B13	777 to 787 MHz	746 to 756 MHz	
		B25	1850 to 1915 MHz	1930 to 1995 MHz
WCDMA	B26	814 to 849 MHz	859 to 894 MHz	
		B66	1710 to 1780 MHz	2110 to 2200 MHz
	B2	1850 to 1910 MHz	1930 to 1990 MHz	
		B4	1710 to 1755 MHz	2110 to 2155 MHz
	B5	824 to 849 MHz	869 to 894 MHz	

Table 1-1 GM500-U1G	Supported Band
Table 1-1 Givi200-010	Supported Ballu

### 1.2. Key Features

The table below describes the detailed features of the GM500-U1G module.

Table 1-2 GM500-U1G Key Features

Feature	Description
Physical	Small form factor-30 mm × 30 mm × 2.4mm
	LCC+LGA interface
Power Supply	The range of voltage supply is 3.4V-4.2V, typical value is 3.8V
Transmission Rate	LTE FDD (CAT4): Max 150Mbps(DL)/Max 50Mbps(UL)
Network Protocols	Support TCP/PPP/UDP/FTP protocols
	Support PAP, CHAPprotocols used for PPP connection.
USIM Interface	1.8V/3V support
	SIM extraction/hot plug detection
	Support SIM and USIM
UART Interface	Support two UART interface: main UART interface and debug UART interface
	Main UART interface:

Hardware Development Guide

	Eight lines on main UART interface Support RTS and CTS hardware flow control Baud rate can reach up to 921600 bps,115200 bps by default Used for AT command, data transmission or firmware upgrade Debug UART interface: Two lines on debug UART interface, can be used for software debug, firmware upgrade
USB Interface	Compliant with USB 2.0 specification (slave only)
	Used for AT command communication, data transmission, software debug and firmware upgrade.
SDIO interface	1.8V, support (full speed) 4bits,SDIO compatible to WLAN (802.11)
Antenna Interface	Include main antenna ,diversity antenna and GNSS antenna
Rx-diversity	Support WCDMA/LTE Rx-diversity
Network Indication	Use LED_MODE to indicate network connectivity status
Temperature Range	Normal operation: -30°C to +75°C Restricted operation: -40°C~ -30°C and +75°C~ +85°C <sup>1)</sup> Storage temperature: -40°C to +85°C
Firmware Upgrade	USB interface or UART interface or OTA(WEFOTA)

#### 1.3. Function Diagram

The figure below shows a block diagram of the GM500-U1G and illustrates the major functional parts.

- Power management
- Baseband
- Memory
- RF send-receive
- Peripheral interface
  - --UART interface
  - --USIM card interface
  - --USB interface
  - --SDIO interface
  - --SPI interface
  - --I2C interface
  - --ADC interface
  - --Status interface (LED)

### 1.4. Evaluation Board

In order to help you to develop applications with GM500-U1G, GOSUNCN supplies an evaluation board (G2000/GE2015), RS-232 to USB cable, USB data cable, power adapter, antenna and other peripherals to control or test the module. For details, please refer to the related document *[GE2015 Dev Board User Guide]*.

# 2. Application Interface

### 2.1. General Description


GM500-U1G is equipped with 80 LCC pads plus 16 ground pads and 22 LGA pads that connect to customer's cellular application platform. Sub-interface included in these pads is described in detail in the following chapters:

- Pin assignment
- Pin description
- Power supply
- Turn on/off scenarios
- USIM interface
- USB interface
- UART interface
- Network status indication
- ADC interface
- WAKEUP\_IN signal
- WAKEUP\_OUT signal
- GPIO interface

#### 2.2. Pin Assignment

The following figure shows the pin assignment of the GM500-U1G module.

Hardware Development Guide



### 2.3. Pin Description

The following table shows the IO Parameters Definition.

Hardware Development Guide

#### Table 2-1 IO Parameters Definition

Туре	Description
Ю	Bidirectional input/output
DI	Digital input
DO	Digital output
РІ	Power input
РО	Power output
AI	Analog input
AO	Analog output
OD	Open drain

The logic levels are described in the following table.

Table 2-2 Logic levels Description
------------------------------------

Parameter	Min	Max	Unit
VIH	0.65*VDD_IO	VDD_IO+0.3	V
VIL	-0.3	0.35* VDD_IO	V
VOH	VDD_10-0.45	VDD_IO	V
VOL	0	0.45	٧

# 

### VDD\_IO is the voltage level of pins.

The following tables show the GM500-U1G's pin definition.

Table 2-3 Pin Description						
Pin Name	Pin NO.	ı/o	Description	DC Characteristics	Comment	
RF Interface						
MAIN_ANT	62	10	Main antenna	50Ω impedance		
DIV_ANT	79	AI	Diversity antenna	50Ω impedance		
GNSS_ANT	10	10	GNSS antenna	50Ω impedance		
Power Supply						
Pin Name	Pin NO.	ı/o	Description	DC Characteristics	Comment	
VBAT	50.51	PI	Power supply for	Vmax = 4.2V	It must be able to provide sufficient	
			module	Vmin = 3.4V	current in a transmitting burst which	
				Vnorm = 3.8V	typically rises to 2.0A	
VREF_1V8	5	РО	Provide 1.8V for	Vnorm = 1.8V	Power supply for external GPIO'S pull	
			external circuit	Imax = 50mA	up circuits	
PLL_1V8	4	PO	Provide 1.8V for	Vnorm = 1.8V	This pin can only be used for WiFi	
			external circuit	Imax = 20mA	interface, and can left unconnected	
					when not used.	
GND	3,9,11,20,21,31,36,		Ground			
	46,49,52,61,63,78,					
	80,81,87~102,107,					

Hardware Development Guide

	117				
Turn On/Off	-				
Pin Name	Pin NO.	I/O	Description	DC Characteristics	Comment
POWER_ON	1	DI	Turn on/off module,level trigger (active low)	V <sub>IH</sub> max = 2.1V V <sub>IH</sub> min = 1.17V V <sub>IL</sub> max = 0.63V	Pull-up to 0.8V internally, active low
PON_TRIG	66	DI	Level high triggered power on input	V <sub>IH</sub> max = 2.1V V <sub>IH</sub> min = 1.17V V <sub>IL</sub> max = 0.63V	
RESET_N	2	DI	Reset module	V <sub>IH</sub> max = 2.1V V <sub>IH</sub> min = 1.17V V <sub>IL</sub> max = 0.63V	Active low
Status Indication					
Pin Name	Pin NO.	ı/o	Description	DC Characteristics	Comment
ON_STATE	69	DO	Module power on/off status indicator	V <sub>OH</sub> min = 1.35V V <sub>OL</sub> max = 0.45V	1.8V power domain
LED_MODE	70	DO	Indicate the module network registration mode	V <sub>OH</sub> min = 1.35V V <sub>OL</sub> max = 0.45V	1.8V power domain
USB Interface					
Pin Name	Pin NO.	I/O	Description	DC Characteristics	Comment
Pin Name USB_DP	<b>Pin NO.</b> 24	<b>i/o</b> 10	Description USB differential data	DC Characteristics	Comment Compliant with USB 2.0 standard
				DC Characteristics	
USB_DP	24	10	USB differential data	DC Characteristics	Compliant with USB 2.0 standard specification Require differential
USB_DP USB_DM	24 23	10 10	USB differential data bus USB plug detect pin,	DC Characteristics	Compliant with USB 2.0 standard specification Require differential impedance of 90Ω
USB_DP USB_DM USB_VBUS	24 23	10 10	USB differential data bus USB plug detect pin,	DC Characteristics	Compliant with USB 2.0 standard specification Require differential impedance of 90Ω
USB_DP USB_DM USB_VBUS HSIC Interface	24 23 22	IO IO DI	USB differential data bus USB plug detect pin, not USB power		Compliant with USB 2.0 standard specification Require differential impedance of 90Ω USB plug detect
USB_DP USB_DM USB_VBUS HSIC Interface Pin Name USB_STROBE	24 23 22 22 Pin NO. 25	10 10 D1 1/0	USB differential data bus USB plug detect pin, not USB power <b>Description</b> HSIC strobe	DC Characteristics	Compliant with USB 2.0 standard specification Require differential impedance of 90Ω USB plug detect Comment line impedance 50 ohm, isometric constraint is less than 2 mm, line
USB_DP USB_DM USB_VBUS HSIC Interface Pin Name USB_STROBE USB_DATA	24 23 22 22 Pin NO. 25	10 10 D1 1/0	USB differential data bus USB plug detect pin, not USB power <b>Description</b> HSIC strobe	DC Characteristics	Compliant with USB 2.0 standard specification Require differential impedance of 90Ω USB plug detect Comment line impedance 50 ohm, isometric constraint is less than 2 mm, line

Hardware Development Guide	e
----------------------------	---

Pin Name	Pin NO.	1/0	Description	DC Characteristics	Comment
ADC Interface					
				V <sub>IH</sub> max = 2.1V	
				V <sub>IH</sub> min = 1.17V	this pin not connected.
			detection	V <sub>IL</sub> max = 0.63V	If do not need of USIM detect, leave
USIM1_DETECT	41	DI	USIM1 card input	V <sub>IL</sub> min = -0.3V	1.8V power domain.Active low.
				V <sub>он</sub> min = 2.6V	
				V <sub>oL</sub> max = 0.45V	
				For 3V USIM:	
				V <sub>он</sub> min = 1.35V	
			card	V <sub>oL</sub> max = 0.45V	
USIM1_RST	39	DO	Reset signal of USIM1	For 1.8V USIM:	
				V <sub>он</sub> min = 2.6V	
				$V_{OL}$ max = 0.45V	
				For 3V USIM:	
			Curu	V <sub>он</sub> min = 1.35V	
	57	DO	card	$V_{OL}$ max = 0.45V	
USIM1_CLK	37	DO	Clock signal of USIM1	For 1.8V USIM:	
				$V_{OL} min = 2.6V$	
				$V_{H} \min = 1.95V$ $V_{OL} \max = 0.45V$	
				V <sub>IL</sub> max = 1.05V V <sub>IH</sub> min = 1.95V	
				For 3V USIM:	
				$V_{OH}$ min = 1.35V	
				V <sub>oL</sub> max = 0.45V	
				V <sub>IH</sub> min = 1.17V	
			card	V <sub>IL</sub> max = 0.63V	resistor internally
USIM1_DATA	38	10	Data signal of USIM1	For 1.8V USIM:	Pull-up to USIM1_VCC with 10k

Pin Name	Pin NO.	ı/o	Description	DC Characteristics	Comment
ADC1	48	AI	Analog to digital	0.05V to 4.15V	External sensor signal detection
ADC2	47	AI	Analog to digital	0.05V to 4.15V	External sensor signal detection
ADC3	108	AI	Analog to digital	0.05V to 4.15V	External sensor signal detection
Main UART Interface					
Pin Name	Pin NO.	I/O	Description	DC Characteristics	Comment
UART_TXD	53	DO	Transmit data	V <sub>oL</sub> max = 0.45V	1.8V power domain
				V <sub>OH</sub> min = 1.35V	
UART_RXD	54	DI	Receive data	V <sub>IL</sub> min = -0.3V	1.8V power domain
				V <sub>IL</sub> max = 0.63V	
				V <sub>IH</sub> min = 1.17V	
				V <sub>IH</sub> max = 2.1V	
UART_RTS	55	DO	Request to send	V <sub>IL</sub> min = -0.3V	1.8V power domain
				V <sub>IL</sub> max = 0.63V	
				V <sub>IH</sub> min = 1.17V	

Hardware Development Guide

				V <sub>IH</sub> max = 2.1V	
UART_CTS	56	DI	Clear to send	V <sub>oL</sub> max = 0.45V	1.8V power domain
				V <sub>он</sub> min = 1.35V	
UART_DSR	57	DO	Data set ready	V <sub>IL</sub> min = -0.3V	1.8V power domain.
				V <sub>IL</sub> max = 0.63V	DO not pull-up external.
				V <sub>IH</sub> min = 1.17V	
				V <sub>IH</sub> max = 2.1V	
UART_DTR	58	DI	Data terminal ready	V <sub>IL</sub> min = -0.3V	1.8V power domain.
				V <sub>IL</sub> max = 0.63V	
				V <sub>IH</sub> min = 1.17V	
				V <sub>IH</sub> max = 2.1V	
UART_DCD	59	DO	Data carrier	V <sub>OL</sub> max = 0.45V	1.8V power domain
			detection	V <sub>он</sub> min = 1.35V	
UART_RI	60	DO	Ring indicator	V <sub>OL</sub> max = 0.45V	1.8V power domain
				V <sub>он</sub> min = 1.35V	
Debug UART Interface					
Pin Name	Pin NO.	ı/o	Description	DC Characteristics	Comment
UART_DEBUG_TXD	68	DO	Transmit data	V <sub>OL</sub> max = 0.45V	1.8V power domain
				V <sub>он</sub> min = 1.35V	It is strongly recommended to add test
					point.
UART_DEBUG_RXD	67	DI	Receive data	V <sub>IL</sub> min = -0.3V	1.8V power domain
				V <sub>IL</sub> max = 0.63V	It is strongly recommended to add test
				V <sub>IH</sub> min = 1.17V	point.

#### WLAN Interface

Pin Name	Pin NO.	I/O	Description	DC Characteristics	Comment	
WLAN_SLEEP_CLK	6	DO	WLAN sleep clock	V <sub>OL</sub> max = 0.45V	Only supported by firmware with WiFi.	
				V <sub>OH</sub> min = 1.35V	Other firmware, this pin is NC	
COEX_UART_TX	7	DO	LTE transmitter sync	V <sub>OL</sub> max = 0.45V	Only supported by firmware with WiFi.	
			for coexistence with	V <sub>OH</sub> min = 1.35V	Other firmware, this pin is NC	
			UART			
COEX_UART_RX/USB_BO	8	DI	LTE receiver sync for	V <sub>IL</sub> max = 0.63V	Only supported by firmware with WiFi.	
ОТ			coexistence with	V <sub>IH</sub> min = 1.17V	Pull-up this pin to VREF_1V8 and then	
			UART/Force boot fro		power on the module, the module will	
			m USB interface		enter emergency download mode.	
					It is strongly recommended to add test	
					point.	
WLAN_EN	12	DO	WLAN enable	V <sub>OL</sub> max = 0.45V	Only supported by firmware with WiFi.	
				V <sub>он</sub> min = 1.35V	Other firmware, this pin is NC.	
					DO not pull-up external.	
WLAN_3V3_EN	13	DO	WLAN power enable	V <sub>OL</sub> max = 0.45V	Only supported by firmware with WiFi.	
				V <sub>он</sub> min = 1.35V	Other firmware, this pin is NC	

V<sub>IH</sub> max = 2.1V

SDIO_CMD	14	10	Secure digital CMD	$V_{OL}$ max = 0.45V	Pull-up to 1.8V through external 10K
				V <sub>он</sub> min = 1.35V	resistance
				V <sub>IL</sub> min = -0.3V	
				V <sub>IL</sub> max = 0.63V	
				V <sub>IH</sub> min = 1.17V	
				VIH max = 2.1V	
SDIO_CLK	19	DO	Secure digital CLK	V <sub>oL</sub> max = 0.45V	1.8V power domain
				V <sub>OH</sub> min = 1.35V	
SDIO_DATA0	15	10	Secure digital IO data	V <sub>oL</sub> max = 0.45V	1.8V power domain
			bit 0	V <sub>он</sub> min = 1.35V	
				V <sub>IL</sub> min = -0.3V	
				V <sub>IL</sub> max = 0.63V	
				V <sub>IH</sub> min = 1.17V	
				VIH max = 2.1V	
	10	10			
SDIO_DATA1	16	10	Secure digital IO data	$V_{OL}$ max = 0.45V	1.8V power domain
			bit 1	$V_{OH}$ min = 1.35V	
				V <sub>IL</sub> min = -0.3V	
				V <sub>IL</sub> max = 0.63V	
				V <sub>IH</sub> min = 1.17V	
				VIH max = 2.1V	
SDIO_DATA2	17	10	Secure digital IO data	V <sub>oL</sub> max = 0.45V	1.8V power domain
			bit 2	V <sub>OH</sub> min = 1.35V	
				V <sub>IL</sub> min = -0.3V	
				V <sub>IL</sub> max = 0.63V	
				V <sub>IH</sub> min = 1.17V	
				VIH max = 2.1V	
SDIO_DATA3	18	10	Secure digital IO data	V <sub>oL</sub> max = 0.45V	1.8V power domain
0010_01110			bit 3	V <sub>он</sub> min = 1.35V	
				$V_{IL}$ min = -0.3V	
				$V_{IL}$ max = 0.63V	
				$V_{\rm H}  \text{min} = 1.17 \text{V}$	
				VIH max = 2.1V	
				VIH max = $2.1V$	
SD card Interface					
Pin Name	Pin NO.	I/O	Description	DC Characteristics	Comment
SDC2_DATA3	109	10	Secure digital	1.8V:	
			controller data bit 3	V ol max=0.45V	SDC signal level can be selected
				V он min=1.4V	according to the signal level supported
SDC2_DATA2	110	ю	Secure digital	V он min=1.4V V п. min=-0.3V	according to the signal level supported by SD card. Please refer to SD 3.0
SDC2_DATA2	110	Ю	Secure digital controller 2 data bit 2		
SDC2_DATA2	110	Ю		V	by SD card. Please refer to SD 3.0
	110	10	controller 2 data bit 2	V և min=-0.3V V և max=0.58V	by SD card. Please refer to SD 3.0 protocol for details.
SDC2_DATA2				V և min=-0.3V V և max=0.58V V ⊮ min=1.27V	by SD card. Please refer to SD 3.0 protocol for details. If do not need SDC, leave this pin not

Hardware Development Guide

				V o∟max=0.38V	
SDC2_DATA0	113	10	Secure digital	V он min=2.01V	
			controller 2 data bit 0	V ⊫ min=-0.3V	
				V ⊪ max=0.76V	
SDC2_CMD	111	10	Secure digital	V ⊪ min=1.72V	
			controller 2	V н max=3.34V	
			command		
SDC2_CLK	112	DO	Secure digital	1.8V:	
			controller 2 clock	V oL max=0.45V	
				V он min=1.4V	
				3.0V:	
				V o∟max=0.38V	
				V он min=2.01V	
SDC2_DET_N	114	DI	Secure digital card	V	1.8V power domain
			detection	V max=0.6V	
				V н min=1.2V	If do not need this, leave this pin not
				V ⊪ max=2.0V	connected.
SDC2_PWR_EN	115	DO	Secure digital card	V ol max = 0.45V	1.8V power domain
			power enable	V он min = 1.35V	If do not need this, leave this pin not
					connected.
V055 2005					
VKEF 2P85	116	PO	Secure digital card	lomax=50mA	1.8V/2.85V
VREF_2P85	116	PO	Secure digital card	lomax=50mA	1.8V/2.85V Only used for SD card pull up
VKEF_2P85	116	PO	Secure digital card signal pull up power	lomax=50mA	Only used for SD card pull up
VKEF_2P85	116	PO		Iomax=50mA	Only used for SD card pull up If do not need this, leave this pin not
	116	PO		lomax=50mA	Only used for SD card pull up
VREF_2P85 SGMIIInterface	116	PO		Iomax=50mA	Only used for SD card pull up If do not need this, leave this pin not
	116 Pin NO.	PO I/O		Iomax=50mA	Only used for SD card pull up If do not need this, leave this pin not
SGMIIInterface			signal pull up power		Only used for SD card pull up If do not need this, leave this pin not connected.
SGMIIInterface Pin Name	Pin NO.	1/0	signal pull up power	DC Characteristics	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain
SGMIIInterface Pin Name	Pin NO.	1/0	signal pull up power begin{tabular}{lllllllllllllllllllllllllllllllllll	DC Characteristics V⊫min=-0.3V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not
SGMIIInterface Pin Name	Pin NO.	1/0	signal pull up power begin{tabular}{lllllllllllllllllllllllllllllllllll	DC Characteristics Vı∟min=-0.3V Vı∟max=0.6V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain
SGMIIInterface Pin Name	Pin NO.	1/0	signal pull up power begin{tabular}{lllllllllllllllllllllllllllllllllll	DC Characteristics Vı⊥min=-0.3V Vı⊥max=0.6V Vı⊦min=1.2V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected.
SGMIIInterface Pin Name EPHY_INT_N	<b>Pin NO.</b> 82	l/O Di	signal pull up power Description Ethernet PHY interrupt	DC Characteristics VıLmin=-0.3V VıLmax=0.6V VıHmin=1.2V VıHmax=2.0V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected. 1.8V/2.85V power domain
SGMIIInterface Pin Name EPHY_INT_N	<b>Pin NO.</b> 82	l/O Di	signal pull up power Description Ethernet PHY interrupt	DC Characteristics Vı∟min=-0.3V Vı∟max=0.6V Vı⊨min=1.2V Vı⊨max=2.0V For 1.8V:	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected. 1.8V/2.85V power domain If do not need this, leave this pin not
SGMIIInterface Pin Name EPHY_INT_N	<b>Pin NO.</b> 82	l/O Di	signal pull up power Description Ethernet PHY interrupt	DC Characteristics           VוLmin=-0.3V           VILmax=0.6V           VIHmin=1.2V           VIHmax=2.0V           For 1.8V:           Volmax=0.45V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected. 1.8V/2.85V power domain
SGMIIInterface Pin Name EPHY_INT_N	<b>Pin NO.</b> 82	l/O Di	signal pull up power Description Ethernet PHY interrupt	DC Characteristics VILmin=-0.3V VILmax=0.6V VIHmin=1.2V VIHmax=2.0V For 1.8V: VOLmax=0.45V VOLmin=1.4V For 2.85V:	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected. 1.8V/2.85V power domain If do not need this, leave this pin not
SGMIIInterface Pin Name EPHY_INT_N	<b>Pin NO.</b> 82	l/O Di	signal pull up power Description Ethernet PHY interrupt	DC Characteristics           VıLmin=-0.3V           VILmax=0.6V           VIHmin=1.2V           VIHmax=2.0V           For 1.8V:           Volmax=0.45V           Volmin=1.4V           For 2.85V:           Volmax=0.35V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected. 1.8V/2.85V power domain If do not need this, leave this pin not
SGMIIIInterface Pin Name EPHY_INT_N EPHY_RST_N	Pin NO. 82 83	I/O DI	signal pull up power Description Ethernet PHY interrupt Ethernet PHY reset	DC Characteristics         VILmin=-0.3V         VILmax=0.6V         VIHmin=1.2V         VIHmax=2.0V         For 1.8V:         VOLmax=0.45V         VOHmin=1.4V         For 2.85V:         VOLmax=0.35V         VOHmin=2.14V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected. 1.8V/2.85V power domain If do not need this, leave this pin not connected.
SGMIIInterface Pin Name EPHY_INT_N	<b>Pin NO.</b> 82	l/O Di	signal pull up power Description Ethernet PHY interrupt Ethernet PHY reset Management data	DC Characteristics           VıLmin=-0.3V           VıLmax=0.6V           VıLmin=1.2V           VıHmax=2.0V           For 1.8V:           Volmax=0.45V           Volmin=1.4V           For 2.85V:           Volmax=0.35V           Volmin=2.14V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected. 1.8V/2.85V power domain If do not need this, leave this pin not connected.
SGMIIIInterface Pin Name EPHY_INT_N EPHY_RST_N	Pin NO. 82 83	I/O DI	signal pull up power Description Ethernet PHY interrupt Ethernet PHY reset	DC Characteristics         VILmin=-0.3V         VILmax=0.6V         VIHmin=1.2V         VIHmax=2.0V         For 1.8V:         VOHmax=0.45V         VOHmin=1.4V         For 2.85V:         VOLIMAX=0.35V         VOHMIN=2.14V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected. 1.8V/2.85V power domain If do not need this, leave this pin not connected.
SGMIIInterface Pin Name EPHY_INT_N EPHY_RST_N	Pin NO. 82 83	I/O DI	signal pull up power Description Ethernet PHY interrupt Ethernet PHY reset Management data	DC Characteristics           VILmin=-0.3V           VILmax=0.6V           VILmin=1.2V           VIHmax=2.0V           For 1.8V:           VOLmax=0.45V           VOHmin=1.4V           For 2.85V:           VOLmax=0.35V           VOLMAX=0.35V           VOLMAX=0.45V           VOLMAX=0.45V           VOLMAX=0.45V           VOLMAX=0.45V           VOLMAX=0.45V           VOLMAX=0.45V           VOLMAX=0.45V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected. 1.8V/2.85V power domain If do not need this, leave this pin not connected.
SGMIIIInterface Pin Name EPHY_INT_N EPHY_RST_N	Pin NO. 82 83	I/O DI	signal pull up power Description Ethernet PHY interrupt Ethernet PHY reset Management data	DC Characteristics         VILmin=-0.3V         VILmax=0.6V         VIHmin=1.2V         VIHmax=2.0V         For 1.8V:         VOHmax=0.45V         VOHmin=1.4V         For 2.85V:         VOLIMAX=0.35V         VOHMIN=2.14V	Only used for SD card pull up If do not need this, leave this pin not connected. Comment 1.8V power domain If do not need this, leave this pin not connected. 1.8V/2.85V power domain If do not need this, leave this pin not connected.

Hardware Development Guide

SGMII_MDIO_CLK	85	DO	Management data input output clock	For 2.85V: Volmax=0.35V Volmin=2.14V Vilmax=0.71V Vilmin=1.78V For 1.8V: Volmax=0.45V Volmain=1.4V For 2.85V:	1.8V/2.85V power domain If do not need this, leave this pin not connected.
				Volmax=0.35V Voнmin=2.14V	
SGMII_RX_P	103	AI	SGMII RX+		Use 0.1 µF AC coupled capacitor, and place closer to module. If do not need SGMII, leave this pin not connected.
SGMII_RX_M	104	AI	SGMII RX-		Use 0.1 µF AC coupled capacitor, and place closer to module. If do not need SGMII, leave this pin not connected.
SGMII_TX_P	105	AO	SGMII TX+		Use 0.1 µF AC coupled capacitor, and place closer to PHY. If do not need SGMII, leave this pin not connected.
SGMII_TX_M	106	AO	SGMII TX —		Use 0.1 µF AC coupled capacitor, and place closer to PHY. If do not need SGMII, leave this pin not connected.
VREF_L5	86	PO	SGMIIMDIO signal pull up power		1.8V/2.85V Only used for SGMII MDIO pull up If do not need this, leave this pin not connected.

#### I2C Interface

Pin Name	Pin NO.	ı/o	Description	DC Characteristics	Comment
I2C_SCL	73	DO	I2C serial clock	V <sub>oL</sub> max = 0.45V V <sub>OH</sub> min = 1.35V	Pull-up to 1.8V through external 2.2K resistance. If do not need I2C, leave this pin not connected.
I2C_SDA	74	Ю	I2C serial data	$V_{OL} max = 0.45V$ $V_{OH} min = 1.35V$ $V_{IL} min = -0.3V$ $V_{IL} max = 0.63V$ $V_{IH} min = 1.17V$	Pull-up to 1.8V through external 2.2K resistance. If do not need I2C, leave this pin not connected.

Hardware Development Guide

				V <sub>IH</sub> max = 2.1V		
SPI Interface						
Pin Name	Pin NO.	ı/o	Description	DC Characteristics	Comment	
SPI_MISO	32	Ю	SPI main input slave output	V <sub>OL</sub> max = 0.45V V <sub>OH</sub> min = 1.35V V <sub>IL</sub> min = -0.3V V <sub>IL</sub> max = 0.63V V <sub>IH</sub> min = 1.17V VIH max = 2.1V	1.8V power domain	
SPI_MOSI	33	10	SPI main output slave input	$V_{OL} max = 0.45V$ $V_{OH} min = 1.35V$ $V_{IL} min = -0.3V$ $V_{IL} max = 0.63V$ $V_{IH} min = 1.17V$ VIH max = 2.1V	1.8V power domain	
SPI_CLK	34	DO	SPI clock	V <sub>OL</sub> max = 0.45V V <sub>OH</sub> min = 1.35V	1.8V power domain	
SPI_CS_N	35	DO	SPI segment	V <sub>oL</sub> max = 0.45V V <sub>oH</sub> min = 1.35V	1.8V power domain	
Other Pins				V <sub>OH</sub> IIIII – 1.33V		
Other Pins Pin Name	Pin NO.	1/0	Description	DC Characteristics	Comment	
	Pin NO. 72	l/O DI	Description Sleep mode control, External device wakeup module		Comment I.8V power domain. Pull-down internally. Edge-triggered, Rising edgewake up module; Falling edge module can enter sleep. If use this signal, please add a pull-up resistor externally.	
Pin Name			Sleep mode control, External device	DC Characteristics V <sub>IL</sub> min = -0.3V V <sub>IL</sub> max = 0.45V V <sub>IH</sub> min = 1.53V	<ul> <li>1.8V power domain.</li> <li>Pull-down internally.</li> <li>Edge-triggered, Rising edgewake up module; Falling edge module can enter sleep.</li> <li>If use this signal, please add a pull-up</li> </ul>	
Pin Name WAKEUP_IN	72	DI	Sleep mode control, External device wakeup module wakeup output signal,wake up the	DC Characteristics           V <sub>IL</sub> min = -0.3V           V <sub>IL</sub> max = 0.45V           V <sub>IH</sub> min = 1.53V           V <sub>IH</sub> max = 2.1V           V <sub>OL</sub> max = 0.8V	<ul> <li>1.8V power domain.</li> <li>Pull-down internally.</li> <li>Edge-triggered, Rising edgewake up module; Falling edge module can enter sleep.</li> <li>If use this signal, please add a pull-up resistor externally.</li> </ul>	

### 2.4. Power Supply

### 2.4.1. Power Supply Pins

The GM500-U1G is supplied through the VBAT signal with the following characteristics.

Hardware Development Guide


#### Table 2-4Power Supply

Pin Name	Pin NO.	Description	Minimum	Typical	Maximum	Unit
VBAT	50,51	Power supply for module	3.4	3.8	4.2	V
GND	3,9,11,20,21,31,36,46,49,5	Ground	-		-	
	2,61,63,78,80,81,87~102,1					
	07,117					

GND signal is the power and signal ground of the module, which needs to be connected to the ground on the system board. If the GND signal is not connected completely, the performance of module will be affected.

#### 2.4.2. Decrease Voltage Drop

The power supply range of the module is  $3.4V^{\sim}$  4.2V. So we recommended to add Energy storage capacitor ( C6: 470µF). Filter capacitor(10µF, 0.1µF, 33pF) need to be added to reduce interference. The capacitors should be placed close to the GM500-U1G\_A's VBAT pins. The following figure shows structure of the power supply.



#### PLACE CLOSE TO MODULE

#### Figure 2–2 The input reference circuit of VBAT

In poor situation of the network, the antenna will transmit at the maximum power, so it's recommended that continuous power supply capacity is up to 2.5A when the module supports GSM mode, and it's up to 1.5A in other modes.

The PCB traces from the VBAT pins to the power source must be wide enough to ensure that there isn't too much voltage drop occurs in the transmitting procedure. The width of VBAT trace should be no less than 2mm, and the principle of the VBAT trace is the longer, the wider.

In addition, make the ground plane as complete as possible, and play more holes.

#### 2.4.3. Reference Circuit of Power Supply

#### • Option 1:DC-DC switching

The over-current capability requirement of DC/DC switching power supply needs to be above 2.5A. When the input and output voltage difference is large, you need to select Buck circuit to improve translate efficiency.

The reference power supply circuit design with DC-DC is shown as figure below:

Hardware Development Guide




Figure 2–3 Reference circuit of DC-DC

#### Option 2:LDO

The over-current capability of LDO is above 2.5A. This LDO is apply to this situation: input and output voltage difference is small. The reference power supply circuit design with LDO is shown as figure below:




Figure 2–4 Reference circuit of LDO


#### 2.5. Turn on Scenarios

When MCU can provide high/low level pulse with adjustable length, the reference circuit to turn-on/off module is as shown in the following figure below.

The resistors in Figures below are only the recommended value and they need to adjust according to the actual situation.

Power-on by dynatron, the circuit ① connect ON/OFF to high level to power-on the module, the circuit ② can connect ON/OFF to low level to power-on the module

Hardware Development Guide








Figure 2–5 Reference circuit of POWER\_ON

The table below is the information of power-on/off pin

Table 2-5 Definition of POWER\_ON

Pin Name	Pin NO.	ı/o	Description	Comment
POWER_ON	1	DI	Turn on/off the module	low active. Pull-up to 0.8V internally

The power on scenarios is illustrated as the following figure, the module will power on and working when the POWER\_ON pin keep in low level for T1, in this process, please ensure VBAT steady.

Hardware Development Guide




Figure 2–6 Timing of Turning on Mode

#### Table 2-6 Power-on Time

Parameter	Description	Min	Typical	Max	Unit
T1	The period that the Power-on signal for power on operation is kept on the low PWL	0.1	0.2		Second
Т2	The minimum interval between the POWER_ON and RESET signals if you want to reset the module after power-on.	10	15		Second

### 2.6. Turn off Scenarios

The module supports two modes to turn off:

Mode 1:

Pull down pin1 (POWER\_ON) for 2.5-3s will turn off the module. The power off process will take 22s at least. The reference circuit can refer to the figure 2-5.

#### Table 2-7Power-off Time

Parameter	Description	Min	Typical	Max	Unit
Т2	The period that the POWER_ON signal for power off operation is kept on the low PWL	2.5	3		second
Т3	The period that the VBAT signal should be kept after power off operation is down	22			second

Hardware Development Guide




Figure 2–7Timing of Turning off Mode

#### Mode 2:

Send command of AT+ZTURNOFF, and the power off process will take 15s at least.

Note:when using modules, you need to avoid power off abnormally and frequently, as it will cause several risks shown as below:

1. it will damage the flash permanently.


2. it can' t send deregister message to e-NodeB, and the MMS takes for the module is still registering to network, and it won' t remind "the user can' t reach" or "the user has turn down" when it' s called(MT).

#### 2.7. Reset Scenarios


When the software stops response, you can pulled down RESET\_N pin(pin2) for 1 second to reset the module's system.

When MCU can provide high/low level pulse with 1 second, the reference circuit to reset module is as shown in the following figure below. The resistors in Figures below are only the recommended value and they need to adjust according to the actual situation.


Hardware Development Guide













Send command of AT+ZRST, and the RESET process until the AT port can communicate will take 27s at least.

### 2.8. USIM Card Interface


#### 2.8.1. Description of USIM pins

The USIM card interface circuitry meets ETSI and IMT-2000 SIM interface requirements. Both 1.8V and 3.0V USIM cards are supported.

Pin Name	Pin NO.	ı/o	Description	Comment
USIM1_VCC	40	РО	Power supply for USIM1 card	Either 1.8V or 3V is supported by the module automatically
USIM1_DATA	38	10	Data signal of USIM1 card	Pull-up to USIM1_VCC with 10k resistor internally
USIM1_CLK	37	DO	Clock signal of USIM1 card	
USIM1_RST	39	DO	Reset signal of USIM1 card	
USIM1_DETECT	41	DI	USIM1 card hot swap detection pin.	<ul><li>1.8V power domain. The signal is internally pulled up.</li><li>Keep USIM1_DETECTnot connected, if it is not used.When USIM</li><li>detect function is enable (send AT command AT+ZSDT=1), and if</li><li>it is Low, USIM is present; if it is High, USIM is absent.</li></ul>
GND	36		Ground	

Table 2-8Pin Definition of the USIM Interface

The following figure shows the reference design of the 8-pin USIM card.



#### NOTES:

1. FOR ME3630, R74 CAN BE MA, UIM\_DATA PULL-UP HAS BEEN ADDED IN NODULE.

2. RECOMMENDED ADD AN ESD PROTECTION DEVICE FOR SIM PROTECTION.

PLRASE PLACE RSD NEAR THE SIM CARD AND LAYOUT FIRST THROUGH RSD DEVICE.

3.RECOMMENDED ADD 33PF BETWERN UIM\_CLK, UIM\_DATA, UIM\_RST AND GND TO FILTER RE SIGNAL INTERFERENCE. 4.RECOMMENDED ADD SERIES RESISTANCE IN UIM DATA AND UIM CLK SIGNAL.

5.UIM DRIECT IS THE INPUT SIGNAL OF THE MODULE, 1.8V.

RECOMMENDED PUTT OF UTM DETECT TO THE REFERENCE LEVEL (1.8V ) BY 10K.

IT IS USED TO DETRCT SIM CARD.


WHEN IT IS LOW, THERE IS A CARD, FOR HIGH, NO CARD.

FLEASE CONFIRM IF THE SIN CONNECTOR FLUG MEET THE HARDWARE REQUIREMENTS.

Hardware Development Guide

Figure 2–10Reference Circuit of the 8 Pin USIM Card

GM500-U1G supports USIM card hot-plugging via the USIM\_ DETECT pin. For details, refer to document **[AT Command Reference Guide of Module Product GM500-U1G\_A]**. If you do not need the USIM card detect function, keep USIM\_ DETECT unconnected. The reference circuit for using a 6-pin USIM card socket is illustrated as the following figure.





# 

- ☑ R14~R16 and D6 are applied to suppress the EMI spurious transmission and enhance the ESD protection.D6 should be closed to J4
- ☑ The value of C33 should be less than 1uF.


In order to enhance the reliability and availability of the USIM card in customer's application, please follow the following criterion in the USIM circuit design:

- Keep layout of USIM card as close as possible to the module. Assure the possibility of the length of the trace is less than 50mm.
- Keep USIM card signal away from RF and VBAT alignment.
- Assure the ground between module and USIM cassette short and wide. Keep the width of ground and USIM\_VCC no less than 0.5mm to maintain the same electric potential. The decouple capacitor of USIM\_VCC should be less than 1uF and must be near to USIM cassette.
- To avoid cross-talk between USIM\_DATA and USIM\_CLK, keep them away with each other and shield them with surrounded ground.
- In order to offer good ESD protection, it is recommended to add TVS such as WILL (http://www.willsemi.com) ESDA6V8AV6.
   The 33Ω resistors should be added in series between the module and the USIM card so as to suppress the EMI spurious transmission and enhance the ESD protection. Please note that the USIM peripheral circuit should be close to the USIM card socket.
- The pull-up resistor on USIM\_DATA line can improve anti-jamming capability when long layout trace and sensitive occasion is applied.

#### 2.8.2. Design Considerations for USIM Card Holder

For 8-pin USIM card holder, it is recommended to use Molex 91228. Please visith<u>ttp://www.molex.com</u> for more information.

Hardware Development Guide



(COMPONENT SIDE)

Figure 2–12Molex 91228 USIM Card Holder

Table 2-9Pin Description of Molex USIM Card Holder

Pin Name	Pin NO.	Function
GND	1	Ground
VPP	2	Not connected
DATA I/O	3	USIM card data
CLK	4	USIM card clock
RST	5	USIM card reset
VDD	6	USIM card power supply
DETECT	7	USIM card Detection
NC	8	Not defined, Connect to Ground

For 6-pin USIM card holder, it is recommended to use Amphenol C707 10M006 512 2.

Please visit <u>http://www.amphenol.com</u>for more information.

Hardware Development Guide




Figure 2–13Amphenol C707 10M006 512 2 USIM Card Holder

Table 2-10Pin Description of Amphenol USIM Card Holder

Pin Name	Pin NO.	Function
GND	1	Ground
VPP	2	Not connected
DATA I/O	3	USIM card data
CLK	4	USIM card clock

Hardware Development Guide

RST	5	USIM card reset
VDD	6	USIM card power supply

#### 2.9. USB Interface

GM500-U1G contains one integrated USB transceiver which complies with the USB 2.0 specification and supports high speed (480 Mbps), full speed (12 Mbps) and low speed (1.5 Mbps) mode. The USB interface is primarily used for AT command, data transmission, software debug and firmware upgrade. The following table shows the pin definition of USB interface.

Pin Name	Pin NO.	I/O	Description	Comment
USB_DP	24	10	USB differential data bus (positive)	Require differential impedance of 90Ω
USB_DM	23	10	USB differential data bus (negative)	Require differential impedance of 90Ω
USB_VBUS	22	DI	USB plug detect pin, not USB power	USB plug detect
GND	21		Ground	

More details about the USB 2.0 specifications, please visit http://www.usb.org/home.

- For different use purposes, different designs can be referred to:
- Connect USB interface to USB connector directly. The following figure shows the reference circuit of USB interface




Figure 2–14Reference Circuit of USB Application

• Reference Circuit of USB Communication between module and AP is the one below. The  $0\Omega$  in the figure should be placed near pin.

Hardware Development Guide




Figure 2–15Reference Circuit of USB Communication between module and AP

• When USB is not the desired function, connect differential signal, power and GND via test points. We recommend to connect these pins to the standard pin header in order to convenient for debugging and upgrading.




Figure 2–16 Reference circuit of USB when USB is not the desired function

#### Note:

### we recommend connecting the USB interface for update and debugging the module. we recommend connecting a 0 ohm resistor between module and AP, and placing 0 ohm close to the module pin.

In order to ensure the USB interface design corresponding with the USB 2.0 specification, please comply with the following principles.

It is important to route the USB signal traces as differential pairs with total grounding. The impedance of USB differential trace is 90ohm.

Pay attention to the influence of junction capacitance of ESD component on USB data lines. Typically, the capacitance value should be less than 3pF.

Do not route signal traces under crystals, oscillators, magnetic devices and RF signal traces. It is important to route the USB differential traces in inner-layer with ground shielding not only upper and lower layer but also right and left side.

Keep the ESD components as closer to the USB connector as possible.

Hardware Development Guide

## 2.10. UART Interface

The module provides two UART interfaces: Main UART Port and Debug UART Port. The Main UART Port can work in full function mode while the Debug UART Port is used for software debugging. The following show the different features.

Main UART interface support 1200 2400 4800 9600 19200 38400 57600 115200 230400 460800 921600 1000000 1500000 2000000 2500000 3000000 3500000bps baud rate, the default is 115200bps, This interface can be used for data transmission; AT communication or firmware upgrade (upgrade is not supported currently).

Debug UART interface supports 115200bps baud rate. It can be used for software debug and firmware upgrade. The module is designed as the DCE (Data Communication Equipment), following the traditional DCE-DTE (Data Terminal Equipment) connection.

The following tables show the pin definition of these two UART interfaces.

Pin Name	Pin NO.	I/O	Description	Comment
UART_RI	60	DO	Ring indicator	1.8V power domain
UART_DCD	59	DO	Data carrier detection	1.8V power domain
UART_CTS	56	DI	Clear to send	1.8V power domain
UART_RTS	55	DO	Request to send	1.8V power domain
UART_DTR	58	DI	Data terminal ready	1.8V power domain.
UART_DSR	57	DO	Data set ready	1.8V power domain.
				DO not pull-up external.
UART_TXD	53	DO	Transmit data	1.8V power domain
UART_RXD	54	DI	Receive data	1.8V power domain

Table 2-12Pin Definition of the Main UART Interface


Table 2-13Pin Definition of the Debug UART Interface

Pin Name	Pin NO.	I/O	Description	Comment
UART_DEBUG_TXD	68	DO	Transmit data	1.8V power domain
UART_DEBUG_RXD	67	DI	Receive data	1.8V power domain

### 2.10.1. UART CONNECTION

Three normal connections for UART are shown in the figures below:

1. 8-wires UART connection mode, mainly used for MODEM mode(PPP dialing for example)



Hardware Development Guide

Figure 2–17Schematic of 8-wire UART Connection

2. 3-wire UART connection:





Figure 2–18 Schematic of 3-wire UART Connection

3. 4-wire UART connection, with hardware flow control:





### 2.10.2. UART LEVEL MATCH

Notice the level match when connect module to external MCU. Level must be less than 3.0V under normal operation, and its default speed rate is 115200 bps.


We recommend to use audion or IC for UART level match circuit. The pictures below are the recommended level switch circuit for TXD, RXD, CTS, RTS. Each pin recommend two kinds of circuit, and you can select any one if necessarily.

Hardware Development Guide







Hardware Development Guide




## VT10/VT12 TYPE:PMBT3904 MMBT3904LT1G LMBT3904LT1G





Hardware Development Guide



Hardware Development Guide








All Rights reserved, No Spreading abroad without GOSUNCN Permission

Hardware Development Guide


### 2.10.3. Use ic for level switch



### NOTES:

1.THE VOLTAGE DOMAIN OF UART IS 1.8V. TXB0108 REALIZE THE VOLTAGE LEVEL TRANSLATION BETWEEN MODULE AND MCU. 2.VCCA SHOULD NOT EXCEED VCCB. 3.FOR MORE INFORMATION ABOUT TXB0108, PLEASE REFER TO THE DATASHEET.


Figure 2-24Recommended 8-wires UART level switch circuit



NOTES: 1.THE VOLTAGE DOMAIN OF UART IS 1.8V. TXB0104 REALIZE THE VOLTAGE LEVEL TRANSLATION BETWEEN MODULE AND MCU. 2.VCCA SHOULD NOT EXCEED VCCB. 3.FOR MORE INFORMATION ABOUT TXB0104, PLEASE REFER TO THE DATASHEET.

Hardware Development Guide

Figure 2–25Recommended 4-wires UART level switch circuit




NOTES: 1.THE VOLTAGE DOMAIN OF UART IS 1.8V. TXB0102 REALIZE THE VOLTAGE LEVEL TRANSLATION BETWEEN MODULE AND MCU. 2.VCCA SHOULD NOT EXCEED VCCB. 3.FOR MORE INFORMATION ABOUT TXB0102, PLEASE REFER TO THE DATASHEET.

Figure 2–26Recommended 2-wires UART level switch circuit

Debug UART Interface

Debug UART Interface is 2-wires interface, we recommend the use to connect this two pins to test points or jumper header.





## 2.11. Network Status Indication

The network indication pin LED\_MODE can be used to drive a network status indicator LED. The different modes of status indicator flashing indicate different network statuses. The following tables describe pin definition and logic level changes in different network status.

Table 2-14Pin Definition o	of Network Indicator
----------------------------	----------------------

Pin Name	Pin NO.	I/O	Description	Comment
LED_MODE	70	DO	Indicate the module network registration mode	1.8V power domain

All Rights reserved, No Spreading abroad without GOSUNCN Permission

Hardware Development Guide

Table 2-15Working State of the Network Indicator

LED Status	Module status	
High level, LED on	Module register to networksuccess	
Low level, LED off	Module not register to network(module is in flight mode or power off)	
Low level 1s(LED off), High level 1s(LED on)	PDP activated, and get the IP address or Socket established	
Figure below is the reference circuit design diagram.		

# ΩΝΟΤΕ:

The resistors R11, R12 and R7 in Figures below are only the recommended value and they need to adjust according to the actual situation.




Figure 2–28Reference Circuit of the Network Indicator

## 2.12. POWER\_ON/OFF Status Indicator ON\_STATE

PIN69(ON\_STATE) is used to indicate the status of POWER\_ON/OFF

Table 2-16Pin Definition of ON\_STATE

Pin Name	Pin NO.	Description
ON_STATE	69	High level: module power on and ready, it can send/receive AT command.
		Low level: module power off/reset state, and can't send/receive AT command.

The recommend connection mode of this pin are shown as below, you can select one property mode according to you necessary: Mode 1:this pin is used as GPIO output pin, the MCU can judge the state of module according to the high/low level. Mode 2:connect this pin to LED to indicate the status of module, the reference circuit you can refer to chapter 2.11. Mode 3:you can connect this pin to test point when in the development stage.

## 2.13. ADC Interface

The module provides 3 ADCs to digitize the analog signal to 15-bit digital data such as battery voltage, temperature and so on. Using AT commandcan read the voltage value on ADC pin. The read value is expressed in mV. For more details of these AT commands, please refer to document *[AT Command Reference Guide of Module Product GM500-U16\_A]*.

In order to improve the accuracy of ADC, the trace of ADC should be surrounded by ground.


#### Table 2-17 Pin Definition of the ADC

Pin Name	Pin NO.	Description
ADC1	48	General purpose analog to digital converter.
ADC2	47	General purpose analog to digital converter.
ADC3	108	General purpose analog to digital converter.

The following table describes the characteristic of the ADC function.

Item	Min	Max	Unit	
ADC1 voltage range	0.05	4.15	٧	Z
ADC2 voltage range	0.05	4.15	V	r
ADC3 voltage range	0.05	4.15	ν	

ADC internal structure is shown in the figure below. It can be seen that after each ADC pin inputs the module, there are two conversion channels. You can select 1 / 3 scalingchannel to do ADC conversion, or directly send it to ADC converter. Since the internal reference voltage is 1.8V, the user can determine the channel according to the external voltage range to be converted. The channel selection can be programmed or customized by users 1 / 3 ADC channel configuration by default.



		Ū	29 ADC internal stru interface features(1		
Item	VIN Min(V)	VIN Max(V)	ADC channel configuration	Minimum input resistance(M Ω )	Maximum input current
ADC1	0.3	VBAT	1/3	1M	100 nA
ADC2	0.3	VBAT	1/3	1M	100 nA

All Rights reserved, No Spreading abroad without GOSUNCN Permission

Hardware Development Guide

ADC3	0.3	VBAT	1/3	1M	100 nA

#### Table 2-20ADC interface features(x1 scaling)

Item	VIN Min(V)	VIN Max(V)	ADC channel configuration	Minimum input resistance(MΩ)	Maximum input current
ADC1	0.1	1.7	1	10M	100 nA
ADC2	0.1	1.7	1	10M	100 nA
ADC3	0.1	1.7	1	10M	100 nA

# 

ADC input voltage should not exceed VBAT;

The internal reference voltage of ADC is 1.8V;

When VBAT is not supplied, ADC1, ADC2 and ADC3 are forbidden to input current greater than 1uA.


## 2.14. WAKEUP\_IN Signal

The module provides an AP control interface for communicating with external Application Processor including WAKEUP\_IN. The following table shows the pin definition of AP control interface.

		1						
Pin Name	Pin NO.	I/O	Description	Comment				
WAKEUP_IN	72	DI	Input control signal	1.8V power domain. Pull-down internally. Edge-triggered, Rising				
				edgewake up module; Falling edge modules can enter sleep.				
				If use this signal, please add a pull-up resistor externally.				
When the mod	ule needs to l	be waker	up, input a related signal via	a WAKEUP-IN. The following figure is the signal waveform:				
			High	High				
	WAKEUP	IN:						
	Low							
Module state: Wake up state Module can enter Sleep Wake up state								
			Figure 2–30 WAKEUP_	IN input sequence				

Table 2-21 Pin Definition of WAKEUP\_IN

Hardware Development Guide



# 

There is Anti-shake design with WAKEUP\_IN pin internal, when pull up or down this pin by external processor, the level must last more than 500ms.WAKEUP\_IN Usage scenario you can refer to the document namedGOSUNCNGM500-U1G\_AModule Power Management Design Guide.pdf


## 2.15. WAKEUP\_OUT Signal

The module provides the WAKEUP\_OUT pin which is used to wake up the external devices.

			Table 2-22Pin Definition of WAKEU	P_OUT
Pin Name	Pin NO. I/O		Description	Comment
WAKEUP_OUT	71	DO	Output wakeup signal	1.8V power domain Thepin output a high-level voltage by default. When a wake-up source (such as new SMS receive, call, network data ) arrives, the pin output a low-level-voltage pulse lasting for 1s

For instance, When a wake-up source arrives, the modulewill output the level shown as the figure below through pin 71.

Hardware Development Guide



# 

WAKEUP\_OUT Usage scenario you can refer to the document namedGOSUNCNME3630Module Power Management Design Guide.pdf

## 2.16. GPIO Interface

Module provides 9 GPIO pins. The direction and output voltage level of the GPIO can be set by AT command "AT+ZGPIO". The input voltage level of the GPIO can also be read by AT command "AT+ZGPIO". For more details of these AT commands, please refer to

Hardware Development Guide

document [AT Command Reference Guide of Module Product GM500-U1G\_A].

### NOTE: All the GPIO pins are pull-down internally and are input pins in default.

#### Table 2-23Pin Definition of GPIO

Pin Name	Pin NO.	I/O	Description	Comment
GPIO1	27	IO	General input/output	1.8V power domain,
GPIO2	28	IO	General input/output	1.8V power domain
GPIO3	29	IO	General input/output	1.8V power domain
GPIO4	30	IO	General input/output	1.8V power domain
GPIO5	64	IO	General input/output	1.8V power domain
GPIO6	65	IO	General input/output	1.8V power domain
				DO not pull-up PIN65 external
GPIO7	75	IO	General input/output	1.8V power domain
GPIO8	76	IO	General input/output	1.8V power domain
GPIO9	77	IO	General input/output	1.8V power domain
				DO not pull-up PIN77 external

## 2.17. USB\_BOOT

#### Table2-24 Pin Definition of USB\_BOOT

Pin Name Pin NO.		I/O	Description	Comment
COEX_UART_R	8	DI	LTE receiver sync for coexistence with	Pull-up this pin to VREF_1V8 and then power on the module,
X/USB_BOOT			UART/Force boot from USB interface	the module will enter emergency download mode.
				It is strongly recommended to add test point.




Figure 2–34 USB\_BOOTreference design


## 2.18. SDCardInterface

#### Table 2-25 Pin Definition of SD controller Interface

Pin Name	Pin NO.	ı/o	Description	Comment
SDC2_DATA3	109	ю	Secure digital controller data bit 3	
SDC2_DATA2	110	ю	Secure digital controller 2 data bit 2	SDC signal level can be selected according to the
SDC2_DATA1	108	ю	Secure digital controller 2 data bit 1	signal level supported by SD card. Please refer to SD 3.0 protocol for details.
SDC2_DATA0	113	ю	Secure digital controller 2 data bit 0	If do not need SDC, leave this pin not connected.
SDC2_CMD	111	10	Secure digital controller 2 command	n do not need 500, leave this pin not connected.

Hardware Development Guide

SDC2_CLK	112	DO	Secure digital controller 2 clock	
SDC2_DET_N	114	DI	Secure digital card detection	1.8V power domain
				If do not need this, leave this pin not connected.
SDC2_PWR_EN	115	DO	Secure digital card power enable	1.8V power domain
				If do not need this, leave this pin not connected.
VREF_2P85	116	РО	Secure digital card signal pull up	1.8V/2.85V
			power	Iomax=50mA
				Only used for SD card pull up
				If do not need this, leave this pin not connected
				Additional LDO is required for SD card power supply
				(at least 800mA)



# 

- The maximum output current of module output power VREF\_2P85 is 50mA, which can only be used for pull-ups on the SDC2\_DATA[0:3] and SDC2\_CMD lines. The power supply of SD card needs to be provided from outside the module. Ensure the external LDO regulator for SD Card supports an output current of at least 800 mA to be compliant with the SD v3.0 specification;
- 2) In order to ensure good ESD performance, it is suggested to add TVSnear SD Card pins;
- 3) In order to adjust the signal quality, it is necessary to reserve the series resistance R1  $\sim$  R6, the recommended value is 0  $\Omega$ , and reserve capacitance C1  $\sim$  C6, which is NA by default;
- 4) The SD Card signal should be grounded and the impedance should be controlled at 50  $\Omega$ ± 10%;
- 5) SDC2\_CLK and SDC2\_DATA[0:3]/SDC2\_CMD needs equal length (the difference is less than 1 mm), and the total length is less than 50 mm; because the internal wiring length of the module is about 7 mm, the external wiring length needs to be less than 43 mm;

Hardware Development Guide

6) In order to ensure the signal quality, it is recommended to add pull-ups R7 ~ R11, default NA,on the SDC2\_DATA\_[0:3] and SDC2\_CMD lines. The resistance range is 10 ~ 100k Ω, recommended 100k Ω.

### 2.19. SGMII Interface

Pin Name	Pin NO.	I/O	Description	Comment
EPHY_INT_N	82	DI	Ethernet PHY interrupt	1.8V power domain
				If do not need this, leave this pin not connected.
EPHY_RST_N	83	DO	Ethernet PHY reset	1.8V/2.85V power domain
				If do not need this, leave this pin not connected.
SGMII_MDIO_D	84	10	Management data input	1.8V/2.85V power domain
ATA			output data	If do not need this, leave this pin not connected.
SGMII_MDIO_C	85	DO	Management data input	1.8V/2.85V power domain
LK			output clock	If do not need this, leave this pin not connected.
SGMII_RX_P	103	AI	SGMII RX+	Use 0.1 $\mu\text{F}$ AC coupled capacitor, and $\hfill \hfill $
				If do not need SGMII, leave this pin not connected.
SGMII_RX_M	104	AI	SGMII RX-	Use 0.1 $\mu\text{F}$ AC coupled capacitor, and $\hfill \hfill $
				If do not need SGMII, leave this pin not connected.
SGMII_TX_P	105	AO	SGMII TX+	Use 0.1 $\mu F$ AC coupled capacitor, and $\hfill \hfill \h$
				If do not need SGMII, leave this pin not connected.
SGMII_TX_M	106	AO	SGMII TX –	Use 0.1 $\mu F$ AC coupled capacitor, and $\hfill \hfill \h$
				If do not need SGMII, leave this pin not connected.
VREF_L5	86	РО	SGMIIMDIO signal pull up	1.8V/2.85V
			power	Only used for SGMII MDIO pull up
				If do not need this, leave this pin not connected.

Table 2-26 Pin Definition of SGMIIInterface

Hardware Development Guide




Figure 2–36 SGMII + AR8033typical connection

# 

- 1) Route SGMII differential signals with a controlled impedance of 100 Ω;
- 2) Keep SGMII away from other sensitive signals such as analog circuits, RF circuits, audio signals, etc., and away from noise sources such as DCDC and clock signals;
- 3) SGMII intrapair length match<0.5mm;
- 4) TX to RX lane spacing and SGMII to all other signals spacing 3x line width.

# 3. Antenna Interface

GM500-U1G antenna interface includes a main antenna, an Rx-diversity antenna and a GNSS antenna to improve receiving performance. The antenna interface has an impedance of  $50\Omega$ .

## 3.1. Pin Definition

The main antenna and Rx-diversity antenna pins definition are shown below.


Pin Name	Pin NO.	I/O	Description	Comment
MAIN_ANT	62	10	Main antenna	50Ω impedance
DIV_ANT	79	AI	Diversity antenna	50Ω impedance
GNSS_ANT	10	10	GNSS antenna	50Ω impedance

Table 3-1Pin Definition of Antenna

### 3.2. Reference Design

The antenna is a sensitive device and its performance is greatly affected by external environments. The radiation performance of the antenna is affected by the module dimensions, antenna position, occupied space size of the antenna, and the grounding of surrounding components of the antenna. Besides, the fixed assembly of the antenna, the wiring of RF cables on the antenna, and the fixed position of the antenna all affect the radiation performance of the antenna too.

The reference design of main antenna and Rx-diversity antenna is shown as below. It should reserve a double-L-type matching circuit for better RF performance, and place these components as close as possible to the module. The capacitors are not mounted by default.



Hardware Development Guide





Figure 3–1Reference Circuit of Antenna Interface

The following picture is the reference of GNSS active antenna, VDD is its power, power supply should be designed by actual requirements.



Keep a proper distance between main and diversity antenna to improve the receiving sensitivity.

### 3.3. Reference PCB Layout of Antenna

Please follow the following criterion in the process of antenna line PCB layout design:

Make sure that the transmission line's characteristic impedance is 50ohm;

Keep line on the PCB as short as possible, since the antenna line loss shall be less than 0.3 dB;

Line geometry should have uniform characteristics, constant cross section, avoid meanders and abrupt curves;

It is wise to surround the PCB transmission line with ground, avoid having other signal tracks facing directly the antenna line track.

Keep at least one layer of the PCB used only for the ground plane; and use this layer as reference ground plane for the transmission line;

- The ground surrounding the antenna line on PCB has to be strictly connected to the main Ground Plane by means of via holes (once per 2mm at least), placed close to the ground edges facing line track;
- Place EMI noisy devices as far as possible from modules antenna line;
- Keep the antenna line far away from the module power supply lines;

### 3.4. Suggestions for EMC & ESD Design

#### 3.4.1. EMC Design Requirements

During the design of the whole device, the user needs to fully consider the EMC problem caused by the signal integrity and power integrity.

During the product design, it is better to separate the module from the mainboard PCB, instead of installing the module on the ground of the mainboard. If they cannot be separated, the module should be far from modules and components that might generate EMI, such as chip and memory, power interface, and data cable interface.

Because the mainboard of PAD, CPE, and Internet laptops does not have a shielding cover, as that of mobile terminals, to shield most circuits to avoid overflow of electromagnetic interference, you can spray conductive paint on the surface on non-antenna areas within the structural components above and below the mainboard, and the conductive paint should be connected to the ground on the mainboard by several points to shield electromagnetic interference.

Besides, data cables of the LCD and the camera might introduce interference signals, which affect the receiving performance of the antenna. Thus, it is necessary to wrap conductive cloth around the two data cables and connected them to the ground.

RF cables of the antenna should be far from modules and components that might generate EMI, such as chip and memory, power interface, and data cable interface. The wiring of RF cables should be close to the ground of the mainboard.

During the layout and wiring of peripheral circuits, for the wiring of power and signal cables, keep a distance of 2 times of the line width, so as to effectively reduce the coupling between signals and keep a clean reflux path for the signal.

During the design of peripheral power circuits, the de-coupled capacitor should be placed closed to the module power PIN, the high-frequency high-speed circuit and the sensitive circuit should be placed far away from the border of PCB. They should better be separated during layout, so as to reduce the interference between them and protect the sensitive signal.

For the circuit or device on the side of system board that might interfere with the module, it should be shielded during design.

#### 3.4.2. ESD Design Requirements


Module is embedded on the side of system board, so the user needs to make the ESD protection during design. For the key input/output signal interface, such as the (U)SIM card signal interface, the ESD device should be placed closely for protection. Besides, on the side of main board, the user should reasonably design the structure and PCB layout, guarantee that the metallic shielding shell is fully grounded, so as to leave a smooth discharge channel for ESD.

Hardware Development Guide

## 3.5. Test Methods for Whole-Set Antenna OTA

Figure below is the diagram of OTA test system of CTIA. The system is mainly composed of test chamber, high-precision positioning system and its controller, Windows based PC running test software and RF test instruments with automatic test program. The main RF instruments are integrated RF test equipment, Spectrum Analyzer, Network Analyzer.

The radio equipments, Relay Switch Unit and PC with automatic test software are communicated via GPIB interface.





# 4. Electrical, Reliability and Radio Characteristics

### 4.1. Absolute Maximum Ratings

Absolute maximum ratings for power supply and voltage on digital and analog pins of module are listed in the following table:

Parameter	Min	Max	Unit
VBAT	3.4	4.2	v
Peak current of VBAT	0	2	A
Voltage at digital pin	-0.3	2.1	ν
Voltage at ADC1	0.05	4.15	ν
Voltage at ADC2	0.05	4.15	V

Table 4-1Absolute Maximum Ratings

### 4.2. Operating Temperature

The operating temperature is listed in the following table.

Parameter	Table 4-2 Operatin	Typ.	Мах	Unit
Normal Temperature	-30	25	75	C
Storage Temperature	-40	/	85	°C
Extreme Operating Temperature	-40°C~ -30°C	/	+75°C~ +85°C	°C

## 4.3. Electrostatic Discharge

The module is not protected against electrostatics discharge (ESD) in general. Consequently, it is subject to ESD handling precautions that typically apply to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates the module.

The following table shows the module electrostatics discharge characteristics.

Tested Points	Contact discharge	Air Discharge	Unit
VBAT	± 5	± 10	kV
All antennainterfaces	±4	± 8	kV
Other interfaces	± 0.5	±1	kV

## 4.4. GM500-U1G Test

### 4.4.1. Current Consumption

The values of current consumption in different operating mode are shown below.

Table 4-4 Averaged standby DC power consumption [1]

Parameter	Condition	Typical Value	Unit
OFF state	Power down	TBD	uA
Sleep state	Sleep mode ( LTE )	TBD	mA
	Sleep mode (WCDMA)	TBD	mA
	Sleep mode ( GSM)	TBD	mA

Hardware Development Guide

		, [_]	
Parameter	Condition	<b>Typical Value</b> (Bandwidth=10MHz)	Unit
LTE	LTE FDD Band 2, Pout=23dBm	575	mA
	LTE FDD Band 4, Pout=23dBm	530	mA
	LTE FDD Band 5 ,Pout=23dBm	610	mA
	LTE FDD Band 12,Pout=23dBm	630	mA
	LTE FDD Band 13,Pout=22dBm	720	mA
	LTE FDD Band 25, Pout=23dBm	650	mA
	LTE FDD Band 26, Pout=23dBm	700	mA
	LTE FDD Band 66, Pout=23dBm	720	mA

### Table 4-5 Averaged working current [1]

Table 4-6Averaged working current [2]

Parameter	Condition	Typical Value	Unit
WCDMA	Band2, Pout=24dBm	532	mA
	Band4, Pout=24dBm	530	mA
	Band5, Pout=24dBm	526	mA

### 4.4.2. RF Receiving Sensitivity

The following table shows the conducted RF receiving sensitivity typical value of GM500-U1G module.

 Table 4-7
 Conducted RF Receiving Sensitivity Typical Value [1]

5 MHz(dBm)	10 MHz(dBm)	20 MHz(dBm)
-98 dBm	-95 dBm	-92 dBm
-100 dBm	-97 dBm	-94 dBm
-98 dBm	-95 dBm	1
-97 dBm	-94 dBm	1
-97 dBm	-94 dBm	1
-97 dBm	-94 dBm	-91 dBm
-98 dBm	-95 dBm	1
-98 dBm	-95 dBm	1
	-98 dBm -100 dBm -98 dBm -97 dBm -97 dBm -97 dBm -97 dBm	-98 dBm       -95 dBm         -100 dBm       -97 dBm         -98 dBm       -95 dBm         -97 dBm       -94 dBm

 Table 4-8
 Conducted RF Receiving Sensitivity Typical Value [2]


Band	Sensitivity
WCDMA Band 2	-104.7 dBm
WCDMA Band 4	-104.7 dBm
WCDMA Band 5	-104.7 dBm

# 5. Mechanical Dimensions

This chapter describes the mechanical dimensions of the module. All dimensions are measured in mm.

Hardware Development Guide


## 5.1. Mechanical Dimensions of the Module



## Figure 5–1GM500-U1G Top and Side Dimensions

All Rights reserved, No Spreading abroad without GOSUNCN Permission

Hardware Development Guide




### Figure 5–2GM500-U1G Bottom Dimensions (perspectiveview)

Note:

The diameter of test point is 1mm.

## 5.2. Footprint of Recommendation

Hardware Development Guide



# 

- ☑ Keep out the area below the test point (blue area on the above figure) in the host PCB.
- ☑ In order to maintain the module, keep about 3mm between the module and other components in the host PCB.

# 6. Related Test & Test Standard

### 6.1. Testing Reference

The related tests of MODULE comply with the IEC standard, including the equipment running under high/low temperature, storage under high/low temperature, temperature shock and EMC. Table 6-1 is the list of testing standard, which includes the related testing standards for MODULE.

Table 6-1 Testing Standard

# 

### ☑ IEC: International Electro technical Commission;

### **☑ GB/T:** Recommended national standard

Test Standard	Document Reference
IEC6006826	Environmental testing-Part2.6: Test FC: Sinusoidal Vibration
IEC60068234	Basic environment testing procedures part2.
IEC60068264	Environmental testing-part2-64: Test FH: vibration, broadband random and guidance.
IEC60068214	Environmental testing-part 2-14: Test N: change of temperature
IEC60068229	Basic environmental testing procedures-part2: Test EB and guidance.
IEC6006822	Environmental testing-part2-2: Test B:dry heat
IEC6006821	Environment testing-part2-1: Test A: cold.
GB/T 15844.2	MS telecommunication RF wireless phone-set environment requirement & experimental method – part 4: Strict level of
	experimental condition
GB/T 2423.17	Basic environment experiment of electronic products-Experiment Ka: Salt mist experiment method
GB/T 2423.5	Basic environment experiment of electronic products-Part2: Experiment method Try Ea & Introduction: Shock
GB/T 2423.11	Basic environment experiment of electronic products-Part2: Experiment method Try Fd: Broad frequency band random vibration
	(General requirement)
TIA/EIA 603 3.3.5	TIA Standard-part3-5:Shock Stability

## 6.2. Description of Testing Environment

The working temperature range of MODULE is divided into the normal working temperature range and the extreme working temperature range. Under the normal working temperature range, the testing result of RF complies with the requirements of 3GPP specifications, and its function is normal. Under the extreme temperature range, the RF index basically complies with the 3GPP specifications, and the quality of data communication is affected to a certain extent, but its normal function is not affected. MODULE has passed the EMC test. Table 6-2 is the requirement for the testing environment, and Table 6-3 lists out the instruments and devices that might be used during the test.

# 

Table 6-2 lists the extreme working conditions for the Module. Using the Module beyond these conditions may result in permanent damage to the module.

	Table 6-2	Testing Environment	
Working Condition	Min Temperature	Max Temperature	Remark

Hardware Development Guide

Normal working condition	-30°C	75°C		All the indexes are good.			
Extreme working condition	-40~ -30°C		75~85°C	Some indexes become poorer.			
Storage	-40°C		Storage environment of module				
	Table	e6-3 T	6-3 Testing Instrument & Device				
Testing Item		Instru	ment & Device				
RF test		Comprehensive testing device					
		RF cable					
		Tower antenna					
		Microwave darkroom					
High/Low-temperature running & sto	orage test	High/Low-temperature experimental box					
Temperature shock test		Tempe	erature shock experimental box				
Vibration test		Vibrati	on console				

## 6.3. Reliability Testing Environment

The reliability test includes the vibration test, high/low-temperature running, high/low-temperature storage and temperature shock experiment test. Refer to **Table 6-4** for the specific parameters.

Test Item	Test Condition	Test Standard
Random vibration	Frequency range: 5-20Hz, PSD: 1.0m2/s3	IEC 68-2-6
	Frequency range: 20-200Hz, -3dB/oct	
	3 axis, 1 hour for each axis	
Temperature shock	Low temperature: -40°C ± 2°C	IEC 68-2-14 Na
	High temperature: +80°C ± 2°C	
	Temperature changing period: less than 30s	
	Test duration: 2 hours	
	Cycle: 10	
High-temperature running	Normal high temperature: 75 °C	GOSUNCN standard
	Extreme high temperature: 85°C	
	Duration: 24 hours	
Low-temperature running	Normal low temperature: -30°C	GOSUNCN standard
	Extreme low temperature: -40°C	
	Duration: 24 hours	
High temperature & high humidity	Temperature: +60°C	GOSUNCN standard
	Humidity: 95%	
	Duration: 48 hours	
High temperature storage	Temperature: 85°C	IEC 68-2-1 Ab
	Duration: 24 hours	
Low temperature storage	Temperature: -40°CDuration: 24 hours	IEC 68-2-2 Bb

Table 6-4 Reliability Features

# 7. SMT Process and Baking Guide

This chapter describes module's storage, PAD design, SMT process parameters, baking requirements, etc., and it is applicable for the process guide to second-level assembly of LCC encapsulation module.

### 7.1. Storage Requirements

Storage conditions: temperature <40  $^{\circ}$ C, relative humidity <90% (RH), 12 months weld ability guaranteed under this circumstances of excellent sealing package.

The Moisture sensitivity level for all modules is level 3 (Conforming to IPC/JEDEC J-STD-020). After opening the package, mount within 168 hours under the environment conditions of temperature<30 $^{\circ}$ C, relative humidity<60% (RH). If it doesn't meet the above requirements, perform the baking process. See the baking parameters in Table below:

Table 7-1Baking parameters

Temperature	Baking conditions	Baking time	Remarks
125± 5℃	Moisture: ≤60%RH	8 hours	The accumulated baking time must be less than 96 hours
45± 5℃	Moisture: ≤5%RH	192 hours	

The product's transportation, storage and processing must conform to IPC/JEDEC J-STD-033

When in the process of PAD designing of module, refer to IPC-SM-782A and the chapter 6.2 below.

### 7.2. Module Plainness Standard

Plainness of the module is required to be less than 0.15mm.

**Measurement method:** put the module on the marble plane, use the feeler gage to measure the gap width at the position of maximum warp, and do not exert force on the module during the measurement.

### 7.3. Process Routing Selection

The modules are manufactured with the lead-free process and meet the ROHS requirements, therefore it's recommended to follow the lead-free manufacturing process upon the selection of process routing for module board and main board.

#### 7.3.1. Solder Paste Selection

The solder pastes with metal particle TYPE3 and TYPE4 can fulfill the welding requirements. It is accordingly recommended to use the no-clean solder paste. If the solder paste which needs cleaning is used, we cannot guarantee the components on the module board could withstand the washing of the cleaning solvents. This might cause the functional problems of such components and affect the appearance of the module. During the printing process, make sure the solder paste's thickness at the position of module's PAD is within 0.18mm~0.20mm.

#### 7.3.2. Design of module PAD's steel mesh opening on main board

The thickness of the steel mesh on main board is selected according to the encapsulation type of components on the main board. Pay attention to the following requirements:

Make sure to design the module PAD on main board according to chapter 5.

The thickness of steel mesh is 0.15mm or 0.18mm, but the thickness at the position of module pad can be increased to 0.18~0.20mm or the thickness of steel mesh is directly 0.18mm~0.20mm on main board.


Requirements on the thickness of solder paste: control the thickness between 0.18mm and 0.20mm.

See the LCC module PAD's steel mesh opening in the following table:

Table 7-2LCC module PAD's steel mesh opening

Module PAD GAP (G)=Center Distance (e) – PAD width (X) Steel mesh opening

Hardware Development Guide



## 7.3.3. Module Board's SMT process

### 1) SMT Tape Reel:

The tape reels, which are suitable for SMT, have been made for most GOSUNCN modules. If the module has provided the tape reel itself and meets the SMT requirements, customers can directly use it for module SMT.



Figure 7–2Material Module Pallet

# 

### Figure 7-2 is just for reference, it doesn't represent the actual Material Module Tape Reel.


Otherwise, customers need make a loading tool similar to the tape reel. Customers can take out the module from the packaging box, put them into the tape according to the sequence and direction, and then start SMT.

2) Tape Reel Dimension (unit: mm):


Hardware Development Guide

The following picture is the tape reel specific dimension for your reference:

A: Whole dimension:



#### B: Detailed dimension:



ITEM	w	A0	B0	K0	<b>K</b> 1	Ρ	F	Е	S0	D0	Dl	P0	P2	τ.
DIM	44.00±6.38	25.50-818	30.50 <del>%</del> g	3.80 北信	0.00 •3 22	32.00-818	20.20-8.6	1.75 北路	40,40-3日	1.50 -1.8	0.00 北田	4.00 -118	2.00 :118	0.35 <u>非</u> 册
ALTERNATE														

Figure 7–3 Tape Reel Dimension

#### 3) Mounting Pressure:

In order to ensure a good contact between the module and the solder paste on main board, the pressure of placing the module board on main board should be 2-5N according to our experiences. Different modules have different numbers of pads, therefore the pressure selected are different. Customers can select proper pressure based on their own situations to suppress the module paste as little as possible, in order to avoid the surface tension of the solder paste melts too much to drag the module during reflow.

### 7.3.4. Module Soldering Reflow Curve

Module soldering furnace temperature curve is:

- Peak value: 245+0/-5℃
- ≥217°C: 30~~60S
- 150~200℃: 60~~120S
- Temperature rise slope: <3℃/S

Hardware Development Guide

• Temperature drop rate:  $-2 \sim -4^{\circ}C/S$ 

# 

The test board of furnace temperature must be the main board with the module board mounted on, and there must be testing points at the position of module board.

254				BOT: CAP ()	ottom (abov (bove) (CTOR bottor		Ech: RES (	oottorn (above (above) ottorn (above)
		1		Device Set	tings			
			/	Device name Transfer rate 02 concentra Temperature Total length TEMP zone	tion	1800EXL 0.600mymin ppm r 8 4000mm 3 4	5 6	7.8
	188 240 Tanial	346 346	430	Above(10) Beldw(10) Length(mm)	145 155 148 158	170 185 570 185 560 500 0 0	195 215 155 215 500 300 0 0	248 247 240 247 500 500 0 0
Description	TEMP Range	Condition	Ach	Beh	Coli	Deh	Ech	Fch
Freheat time[x] Over TENP time 1[x] Over TENP time 2[x]	180-200(℃) 217(℃) 230(℃)	00-120 30-60 15-40	104.5 53.5 21	104.0 34.5 28.5	103.0 56.0 32.0	104.0 55.0 28.5	104 5 56.0 31.9	103.0 87.0 31.5
Over TEMP time 3[1]	245[℃]	0-0	0.0	0.0	0:0	0.0	0.0	0.0
Over TEMP time 4(x) MAX TEMP(*C)	12/245	0+0 245.0	240.2	0.0 241.4	0.0 240.1	0.0	0.0 238.4	0.0 240.9
stated it proved and				1.22	and the second se	the second se	11	1.1
Average TEHP rate 1[*C/s]	20-150[℃]	0.6-2.0	1.2	1.2	1.1	1.2	5.555	
Average TEMP rate 1(*C/4) Average TEMP rate 2(*C/4) Average TEMP rate 3(*C/4)	150-210(%) 210-245(%)	0.0-2.0	0.5 0.7	0.5	0.5 0.7	0.5	0.5 0.8	0.5
Average TEHP rate 1(°C/s) Average TEHP rate 2(°C/s)	150-2101-21	0.0-2.0	0.5	0.5	0.5	0.5	0.5	0.5

Figure 7–4Module Furnace Temperature Curve Reference Diagram

### 7.3.5. Reflow method

If the main board used by customers is a double-sided board, it is recommended to mount the module board at the second time. In addition, it is preferable for the main board to reflow on the mesh belt when mounting at the first time and the second time. If such failure is caused by any special reason, the fixture should be also used to make such main board reflow on the track so as to avoid the deformation of PCB during the reflow process.

### 7.3.6. Maintenance of defects

If poor welding occurs to the module board and main board, e.g., pseudo soldering of the module board and main board, the welder can directly use the soldering iron to repair welding according to the factory's normal welding parameters.

## 7.4. Module's Baking Requirements

The module must be baked prior to the second reflow.

### 7.4.1. Module's Baking Environment

The operators must wear dust-free finger cots and anti-static wrist strap under the lead-free and good static-resistant environment. Refer to the following environment requirements:

Hardware Development Guide



The product's transportation, storage and processing must conform to IPC/JEDEC J-STD-033.

### 7.4.2. Baking device and operation procedure

Baking device: Any oven where the temperature can rise up to 125°C or above.

**Precautions regarding baking:** during the baking process, the modules should be put in the high-temperature resistant pallet flatly and slightly to avoid the collisions and frictions between the modules. During the baking process, do not overlay the modules directly because it might cause damage to the module's chipset.

### 7.4.3. Module Baking Conditions

See the baking parameters in Table 7-1.

# 8. FEDERAL COMMUNICATION COMMISSION INTERFERENCE STATEMENT

# Important Notice to OEM integrators

- 1. This module is limited to OEM installation ONLY.
- 2. This module is limited to installation in mobile or fixed applications, according to Part 2.1091(b).
- 3. The separate approval is required for all other operating configurations, including portable configurations with respect to Part 2.1093 and different antenna configurations

4. For FCC Part 15.31 (h) and (k): The host manufacturer is responsible for additional testing to verify compliance as a composite system. When testing the host device for compliance with Part

15 Subpart B, the host manufacturer is required to show compliance with Part 15 Subpart B while the transmitter module(s) are installed and operating. The modules should be transmitting and the evaluation should confirm that the module's intentional emissions are compliant (i.e. fundamental and out of band emissions). The host manufacturer must verify that there are no additional unintentional emissions other than what is permitted in Part 15 Subpart B or emissions are complaint with the transmitter(s) rule(s).

The Grantee will provide guidance to the host manufacturer for Part 15 B requirements if needed.

# **End Product Labeling**

When the module is installed in the host device, the FCC ID label must be visible through a window on the final device or it must be visible when an access panel, door or cover is easily re-moved. If not, a second label must be placed on the outside of the final device that contains the following text: "Contains FCC ID: 2APNR-GM500U1G1 The FCC ID can be used only when all FCC compliance requirements are met.

# Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual.

# **Federal Communication Commission Interference Statement**

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

# List of applicable FCC rules

This module has been tested and found to comply with part 22, part 24, part 27, part 90 requirements for Modular Approval.

The modular transmitter is only FCC authorized for the specific rule parts (i.e., FCC transmitter rules) listed on the grant, and that the host product manufacturer is responsible for compliance to any other FCC rules that apply to the host not covered by the modular transmitter grant of certification. If the grantee markets their product as being Part 15 Subpart B compliant (when it also contains unintentional-radiator digital circuity), then the grantee shall provide a notice stating that the final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed.

# This device is intended only for OEM integrators under the following

# conditions: (For module device use)

1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and and the maximum antenna gain allowed for use with this device as the bellow.

Band	Antenna Gain (dBi)
LTE FDD Band 2	2 dBi

Hardware Development Guide

LTE FDD Band 4	2 dBi
LTE FDD Band 5	2.5 dBi
LTE FDD Band 12	2 dBi
LTE FDD Band 13	3 dBi
LTE FDD Band 25	2.5 dBi
LTE FDD Band 26	2.5 dBi
LTE FDD Band 66	2 dBi
WCDMA Band 2	2 dBi
WCDMA Band 4	2 dBi
WCDMA Band 5	2.5 dBi

2) The transmitter module may not be co-located with any other transmitter or antenna. As long as 2 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

# **Radiation Exposure Statement**

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20 cm between the radiator & your body.