

Drawn By:	
Checked:	
Project Engineer: Tony Radice	
Size: B	File:
Scale: (none)	Sheet: of

Applicable Section	REF ID: A72762	C	43
Subject	Advanced Feature Telemeter (AFT) Hardware/Software Document Alliance Program, MODULL Implementation Business Development Document	Issue	1 of 1

WWW.CRANEPI.COM



NOTICE OF CONFIDENTIALITY:

THIS DOCUMENT AND THE INFORMATION CONTAINED IN IT ARE CONFIDENTIAL AND ARE THE PROPERTY OF CPI. THEY MAY NOT IN ANY WAY BE DISCLOSED COPIED OR USED BY ANYONE EXCEPT AS EXPRESSLY AUTHORIZED BY CPI. THE DOCUMENT SHOULD ALWAYS BE KEPT IN A SECURE PLACE, AND SHOULD BE DESTROYED OR RETURNED TO CPI WHEN IT IS NO LONGER NEEDED.

REFERENCE PART NO.:

DRAWN:

Mike Perfetta

Tang, Radwan

PROJECT ENGINEER:	
-------------------	--




WWW.CRANEPI.COM

TITLE	Alliance Control PCB
-------	----------------------

SIZE C	DESIGN CENTER MVN	DOC CL CD	DWG NO. 300008362C	REV G1
-----------	----------------------	--------------	-----------------------	-----------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 1 OF 16



Revision History:

R1	11/2016	Initial Development - Project Alliance, Variant "Irene" developed from "Amy"	tr
Y2	8/2017	Added capacitors for EMI Mitigation	tr

- PC Board Stackup
- 1 - S1 - (TOP) "Component" Layer; Signal 1
 - 2 - G1 - Ground Reference Layer;
 - 3 - S2 - Signal Layer
 - 4 - P1 - Power Layer; (Floods Only)
 - 5 - P2 - Power Layer; (Floods Only)
 - 6 - S3 - Signal Layer
 - 7 - G2 - Ground Reference Layer
 - 8 - S4 - (BOTTOM) Signal Layer

- Notes:
- 1: NO signal traces permitted on layers G1 or G2
 - 2: High Speed trace Requirements:
 - a) Not Permitted on G1, G2, P1 or P2
 - b) Should be predominantly run on S1/S2 pair OR S3/S4 pair.
 - c) If transition between S1/S2 pair and S3/S4 pair must have a via connecting G1 and G2 no greater than 100 mils away from transition via.
 - 3: Connections to ground (bypass caps) should minimize inductance.
ie: Use largest trace width b/t pad & via practical.
 - 4: Board should predominantly use RF Design Rules, especially in Processor / Memory region.
 - 5: Gate drives for FETs should be run with floods, not traces.
 - 6: Nets with prefix "V" should be run with floods, not traces.
 - 7: Many Testpoints have the reference designator (TP) NOT Visible. They may be toggled to visible as required. This is done to reduce schematic clutter.

Variant Table

BOM		Processor	SW Structure	Cellular Radio	U10	Antenna Configuration
111556741C	Irene	i.MX6ULL	Linux / App	Telit LE-910	218505030C	2 x FAKRA
11155XXXXC	Julie	i.MX6ULL	Linux / App	Telit HE-910	218506021C	1 x SMA
	Krista	i.MX6ULL	Linux / App	Gemalto ELS-31		2 x FAKRA (?)

NXP Semiconductor, Inc.
User's Guide

Document Number: RM05ULLH0G
Rev. 0, 08/2016

Hardware Development Guide for the
i.MX 6ULL Applications Processor

1 About This Book

1.1 Overview

This document's purpose is to help hardware engineers design and test their i.MX 6ULL processor-based designs. It provides information on board layout recommendations, and design checklists to ensure first-pass success and avoidance of board bring-up problems. It also provides information on board-level testing and simulation such as using BSDL for board-level testing, using the HBS model for electrical integrity simulation and more.

Engineers are expected to have a working understanding of board layout and terminology, BIST modeling, BSDL testing and common board hardware terminology.

This guide is released along with relevant device-specific hardware documentation such as data sheets, reference manuals and application notes available on www.nxp.com.

Contents	
1 About This Book	1
2 i.MX 6ULL Design Features	1
3 i.MX 6ULL Design Recommendations	10
4 Board Bring-Up and Testing	10
5 Understanding the BIST Model	10
6 Using the HBS Model	10
7 Using the BSDL Model	10
8 Designing for Board-Level Testing	10
9 Designing for Board-Level Testing	10
10 Designing for Board-Level Testing	10

© 2016 NXP Semiconductor, Inc. All rights reserved.





CRANE
PAYMENT
INNOVATIONS

WWW.CRANEPI.COM

TITLEAlliance Control PCB
Variant Table


SIZE C	DESIGN CENTER MVN	DOC CL CD	DWG NO. 300008362C	REV G1
-----------	----------------------	--------------	-----------------------	-----------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 2 OF 16

Power Supply Manifest		Voltage			Current (mA)	
		Min	Typ	Max	Reqd	Design
V5P0						
V3P8	Cellular Modem Supply				2000	2000
V3P3_SNVS	SNVS Supply				0.5	50
V3P3_VDD_HIGH	VDD_HIGH Supply				200	350
V3P3	GPIO				2000	2000
V3P3_AUX	Auxiliary Supply				0	1000
V1P35	DDR3L Supply					1000
V1P3	Core supply				500	1000

Design Rules:
1. All "V" Prefix nets biased toward layers 4 & 5
2. All nets on layers 4 & 5 intended to be routed by floods rather than trace.
3. Please make V5P0 a FLOOD.

REVISIONS			
REV	ECN	DATE	CHECKED



NOTES:
- Switcher Frequency: 2.25 MHz
- OUT5-13 are LDOs
- REG6, REG8, REG9, REG10, REG11, and REG12 are unused and disabled. They can be enabled through I2C for future purposes
- U12 is a custom programmed part for CPI, please see HDD for sequencing and design information



CRANE
PAYMENT
INNOVATIONS


WWW.CRANEPI.COM

TITLE

Alliance Control PCB
Power Supply

SIZE	DESIGN CENTER	DOC CL	DWG NO.	REV
C	MVN	CD	300008362C	G1

SCALE: 1/1	VOLUME:	(CUBIC MM)	SHEET 3 OF 16
------------	---------	------------	---------------



REVISIONS			
REV	ECN	DATE	CHECKED




CRANE
PAYMENT
INNOVATIONS

WWW.CRANEPI.COM

TITLEAlliance Control PCB
Page Intentionally blank

SIZE C	DESIGN CENTER MVN	DOC CL CD	DWG NO. 300008362C	REV G1
-----------	----------------------	--------------	-----------------------	-----------


SCALE: 1/1VOLUME: (CUBIC MM)SHEET 4 OF 16





[illegible]


USB0_CHD Pin OK to leave NC
Design Checklist iMX6ULHDG Table 18


[illegible]











REVISIONS			
REV	ECN	DATE	CHECKED




CRANE
PAYMENT
INNOVATIONS


WWW.CRANEPI.COM

TITLEAlliance Control PCB
Cellular Radio Module

SIZE C	DESIGN CENTER MVN	DOC CL CD	DWG NO. 300008362C	REV G1
-----------	----------------------	--------------	-----------------------	-----------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 12 OF 16





REVISIONS			
REV	ECN	DATE	CHECKED




CRANE
PAYMENT
INNOVATIONS

WWW.CRANEPI.COM

TITLEAlliance Control PCB
Ground Blocks

SIZE C	DESIGN CENTER MVN	DOC CL CD	DWG NO. 300008362C	REV G1
-----------	----------------------	--------------	-----------------------	-----------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 15 OF 16



REVISIONS			
REV	ECN	DATE	CHECKED



CRANE
PAYMENT
INNOVATIONS

WWW.CRANEPI.COM

TITLEAlliance Control PCB
No Connect Devices

SIZE C	DESIGN CENTER MVN	DOC CL CD	DWG NO. 300008362C	REV G1
-----------	----------------------	--------------	-----------------------	-----------

SCALE: 1/1 VOLUME: (CUBIC MM) SHEET 16 OF 16