Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task SEQSTART[n] will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.10.5.6 SUBSCRIBE_NEXTSTEP

Address offset: 0x090

Subscribe configuration for task NEXTSTEP

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task NEXTSTEP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.10.5.7 EVENTS_STOPPED

Address offset: 0x104

Response to STOP task, emitted when PWM pulses are no longer generated

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EVENTS_STOPPED			Response to STOP task, emitted when PWM pulses are no longer generated
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.10.5.8 EVENTS_SEQSTARTED[n] (n=0..1)

Address offset: 0x108 + (n × 0x4)

First PWM period started on sequence n

Bit nu	ımber			31 3	80 29	28	27 26	5 25	24 23	3 22	21	20 1	9 18	17	16 1	5 14	13	12 1	L1 10	9	8	7 6	5 !	54	4 3	2	1 (
ID																											A
Reset	set 0x0000000				0 0	0	0 0	0	0 0	0	0	0 0) 0	0	0 (0 0	0	0	0 0	0	0	0 () (0 0	0 0	0	0 0
ID																											
А	RW	EVENTS_SEQSTARTE	QSTARTED			Fi	rst F	WM	l per	iod s	start	ed o	n se	que	nce	n											
			NotGenerated	0					E١	vent	not	gene	erate	ed													
			Generated	1					E١	vent	gene	erate	ed														

6.10.5.9 EVENTS_SEQEND[n] (n=0..1)

Address offset: 0x110 + (n × 0x4)



Bit nu	ımber			31 3	0 29	28	27	26	25 2	4	23 2	2 21	L 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	A
Reset	: 0x000	00000		0 (0 0	0	0	0	0 (D	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID											Desc																						
А	RW	EVENTS_SEQEND								ł	Emit	ted	at e	nd o	of e	ver	y se	equ	enc	ce n	1, W	hei	n la	st v	alu	e fr	om	RA	M	nas	bee	en	
										â	appl	ied 1	to w	ave	со	unte	er																
			NotGenerated	0						l	Ever	nt no	t ge	ener	ate	d																	
			Generated	1						E	Ever	nt ge	ner	atec	ł																		

Emitted at end of every sequence n, when last value from RAM has been applied to wave counter

6.10.5.10 EVENTS_PWMPERIODEND

Address offset: 0x118

Emitted at the end of each PWM period

Bit nu	Imber			31	30 29	28	27	26 2	5 24	1 23	22 2	21 2	0 19	9 18	8 17	16	15	14	13 3	12 1	1 10	9	8	7	6	5	4 3	2	1 ()
ID																													,	4
Reset	set 0x0000000			0	0 0	0	0	0 (0 0	0	0	0 0	D O	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0)
ID																														
А	RW EVENTS_PWMPERIODEND									Em	hitte	d at	the	end	l of	eac	h P	ww	1 pe	riod										
			NotGenerated	0						Eve	ent r	not g	gene	rate	ed															
			Generated	1						Eve	ent g	ene	rate	d																

6.10.5.11 EVENTS_LOOPSDONE

Address offset: 0x11C

Concatenated sequences have been played the amount of times defined in LOOP.CNT

This event triggers after the last SEQ[1] completion of the loop, and only if looping was enabled (LOOP > 0) when the sequence playback was started.

Bit n	umber			31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	EVENTS_LOOPS	DONE		Concatenated sequences have been played the amount of times defined in
					LOOP.CNT
					This event triggers after the last SEQ[1] completion of the loop, and only if
					looping was enabled (LOOP > 0) when the sequence playback was started.
			NotGenerated	0	Event not generated
					Event generated

6.10.5.12 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event STOPPED



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event STOPPED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.10.5.13 PUBLISH_SEQSTARTED[n] (n=0..1)

Address offset: 0x188 + (n × 0x4)

Publish configuration for event SEQSTARTED[n]

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event SEQSTARTED[n] will publish to
в	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.10.5.14 PUBLISH_SEQEND[n] (n=0..1)

Address offset: $0x190 + (n \times 0x4)$

Publish configuration for event SEQEND[n]

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event SEQEND[n] will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.10.5.15 PUBLISH_PWMPERIODEND

Address offset: 0x198

Publish configuration for event PWMPERIODEND

Bit nu	mber			31 30 29 28 27 26 25 24	2 3 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	АААААААА
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event PWMPERIODEND will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



6.10.5.16 PUBLISH_LOOPSDONE

Address offset: 0x19C

Publish configuration for event LOOPSDONE

This event triggers after the last SEQ[1] completion of the loop, and only if looping was enabled (LOOP > 0) when the sequence playback was started.

Bit nu			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[0255]	DPPI channel that event LOOPSDONE will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.10.5.17 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	Imber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	SEQEND0_STOP			Shortcut between event SEQEND[0] and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
В	RW	SEQEND1_STOP			Shortcut between event SEQEND[1] and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
С	RW	LOOPSDONE_SEQST	TARTO		Shortcut between event LOOPSDONE and task SEQSTART[0]
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
D	RW	LOOPSDONE_SEQST	ART1		Shortcut between event LOOPSDONE and task SEQSTART[1]
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut
Е	RW	LOOPSDONE_STOP			Shortcut between event LOOPSDONE and task STOP
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut

6.10.5.18 INTEN

Address offset: 0x300

Enable or disable interrupt

В	RW	STOPPED		Enable or disable interrupt for event STOPPED	
ID					
Reset	t 0x000	00000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
ID				HGFEDCB	
Bit nu	umber		31 30 29 28 27 26 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0



Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					HGFEDCB
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			Disabled	0	Disable
			Enabled	1	Enable
C-D	RW	SEQSTARTED[i] (i=0.	1)		Enable or disable interrupt for event SEQSTARTED[i]
			Disabled	0	Disable
			Enabled	1	Enable
E-F	RW	SEQEND[i] (i=01)			Enable or disable interrupt for event SEQEND[i]
			Disabled	0	Disable
			Enabled	1	Enable
G	RW	PWMPERIODEND			Enable or disable interrupt for event PWMPERIODEND
			Disabled	0	Disable
			Enabled	1	Enable
н	RW	LOOPSDONE			Enable or disable interrupt for event LOOPSDONE
					This event triggers after the last SEQ[1] completion of the loop, and only if
					looping was enabled (LOOP > 0) when the sequence playback was started.
			Disabled	0	Disable
			Enabled	1	Enable
				-	

6.10.5.19 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	mber			31	30	29	28	3 27	7 26	5 25	5 24	12	3 22	2 2	21 2	20 2	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																													Н	G	F	Ε	D	С	В	
Reset	0x000	00000		0	0	0	0	0	0	0	0	C	0	(0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	RW	STOPPED										W	Vrite	e '1	L' to	o er	nab	le i	int	erru	ıpt	for	ev	ent	ST	OPP	ED									
			Set	1								Ε	nab	le																						
			Disabled	0								R	ead	: D	Disa	ble	d																			
			Enabled	1								R	ead	: E	nal	oleo	d																			
C-D	RW	SEQSTARTED[i] (i=0.	.1)									W	Vrite	e '1	1' to	o er	nab	le i	int	erru	ıpt	for	ev	ent	SE	QST/	AR'	TEC	0[i]							
			Set	1								E	nab	le																						
			Disabled	0								R	ead	: D	Disa	ble	d																			
			Enabled	1								R	ead	: E	nal	oleo	d																			
E-F	RW	SEQEND[i] (i=01)										W	Vrite	e '1	1' to	o er	nab	le i	int	erru	ıpt	for	ev	ent	SE	QEN	D[i]								
			Set	1								Ε	nab	le																						
			Disabled	0								R	ead	: D	Disa	ble	d																			
			Enabled	1								R	ead	: E	nal	oleo	d																			
G	RW	PWMPERIODEND										W	Vrite	e '1	L' to	o er	nab	le i	int	erru	ıpt	for	ev	ent	PW	/MP	PER	101	DEN	D						
			Set	1								E	nab	le																						
			Disabled	0								R	ead	: D	Disa	ble	d																			
			Enabled	1								R	ead	: E	nal	oleo	d																			
н	RW	LOOPSDONE										W	Vrite	e '1	L' to	o er	nab	le i	int	erru	ıpt	for	ev	ent	LO	OPS	DC	ONE								
												Т	his	eve	ent	tri	gge	rs a	aft	er t	he	last	SE	Q[1] C	omp	olet	tior	ı of	the	loc	op,	anc	or	ıly i	if
												lc	oopi	ng	Wa	as e	ena	ble	d (LOC) P	> 0)	wl	nen	the	e se	qu	enc	e p	layl	bac	k w	as s	tar	ted	۱.
			Set	1								Ε	nab	le																						
			Disabled	0								R	ead	: D	Disa	ble	d																			
			Enabled	1								R	ead	: E	nal	oleo	d																			



6.10.5.20 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	mber			31 3	30 2	29 2	28 2	27 2	6 2	5 24	42	23 2	22	21 2	01	91	81	71	.6 1	15	14	13	12 1	11:	10	9	8	7	6	5	4	3	2	1	0
ID																												H (G	F	E	D	С	В	
Reset	0x000	00000		0	0	0 (0	0 0	0 0) () (0 0) (0 () () () (D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																			
В	RW	STOPPED									V	Nrit	e '1	1' to	dis	abl	e ir	nte	rru	pt	for	eve	nt S	то	PPE	D									
			Clear	1							C	Disal	ble																						
			Disabled	0							R	Read	l: D	Disa	bled	ł																			
			Enabled	1							R	Read	l: E	nat	led																				
C-D	RW	SEQSTARTED[i] (i=0.	1)								٧	Nrit	e '1	1' to	dis	abl	e ir	nte	rru	pt	for	eve	nt S	EQ	STA	RTI	ED[i]							
			Clear	1							C	Disal	ble																						
			Disabled	0							R	Read	l: D	Disa	bled	ł																			
			Enabled	1							R	Read	ł: E	inat	led																				
E-F	RW	SEQEND[i] (i=01)									٧	Nrit	e '1	1' to	dis	abl	e ir	nte	rru	pt	for	eve	nt S	EQ	EN	D[i]									
			Clear	1							C	Disal	ble																						
			Disabled	0							R	Read	l: D	Disa	bled	ł																			
			Enabled	1							R	Read	i: E	inat	led																				
G	RW	PWMPERIODEND									٧	Nrit	e '1	1' to	dis	abl	e ir	nte	rru	pt	for	eve	nt I	W	MPI	ERIO	DD	ENC)						
			Clear	1							C	Disal	ble																						
			Disabled	0							R	Read	l: D	Disa	bled	ł																			
			Enabled	1							R	Read	l: E	inat	led																				
Н	RW	LOOPSDONE									۷	Nrit	e '1	1' to	dis	abl	e ir	nte	rru	pt	for	eve	nt l	.00	PSE	100	١E								
											Т	This	eve	ent	trig	ger	s af	fter	⁻ th	e la	ast	SEC	Q[1]	соі	npl	etic	on c	of th	ne l	00	o, a	nd	onl	y if	
											lo	оор	ing	g wa	s ei	nab	led	(L(00	P >	0)	wh	en t	he	seq	uer	nce	pla	yba	ack	wa	s st	arte	ed.	
			Clear	1							C	Disal	ble																						
			Disabled	0							R	Read	ł: D	Disa	bled	ł																			
			Enabled	1							R	Read	ł: E	inat	led																				

6.10.5.21 ENABLE

Address offset: 0x500

PWM module enable register

Bit nu	mber			31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	ENABLE			Enable or disable PWM module
			Disabled	0	Disabled
			Enabled	1	Enable

6.10.5.22 MODE

Address offset: 0x504

Selects operating mode of the wave counter



Bit nu	ımber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	UPDOWN			Selects up mode or up-and-down mode for the counter
			Up	0	Up counter, edge-aligned PWM duty cycle
			UpAndDown	1	Up and down counter, center-aligned PWM duty cycle

6.10.5.23 COUNTERTOP

Address offset: 0x508

Value up to which the pulse generator counter counts

Bit n	umber		31 3	30 29 2	28 27	26 25	24 23	3 22	21 2	0 19	18	17 1	6 1	5 14	13	12 1	.1 10	9	8	7	6	5 4	43	2	1	0
ID														А	А	А	A A	А	А	А	А	A A	A A	A	А	A
Rese	t 0x000	003FF	0	000	0 0	0 0	0 0	0	0 0	0 0	0	0	0 0	0	0	0	0 0	1	1	1	1	1 1	11	1	1	1
ID																										
А	RW	COUNTERTOP	[33	32767]			Va	alue	up to	wh	ich t	he p	ulse	eger	nera	tor o	oun	ter o	coui	nts.	This	s reg	giste	r is		
							ig	nore	d wh	ien [DECC	DEF	R.MO	DDE	=Wa	aveF	orm	and	on	y va	lue	s fro	om R	AM	are	
							us	sed.																		

6.10.5.24 PRESCALER

Address offset: 0x50C

Configuration for PWM_CLK

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	PRESCALER			Prescaler of PWM_CLK
			DIV_1	0	Divide by 1 (16 MHz)
			DIV_2	1	Divide by 2 (8 MHz)
			DIV_4	2	Divide by 4 (4 MHz)
			DIV_8	3	Divide by 8 (2 MHz)
			DIV_16	4	Divide by 16 (1 MHz)
			DIV_32	5	Divide by 32 (500 kHz)
			DIV_64	6	Divide by 64 (250 kHz)
			DIV_128	7	Divide by 128 (125 kHz)

6.10.5.25 DECODER

Address offset: 0x510

Configuration of the decoder



Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				B A A
Rese	et 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	RW LOAD			How a sequence is read from RAM and spread to the compare register
		Common	0	1st half word (16-bit) used in all PWM channels 03
		Grouped	1	1st half word (16-bit) used in channel 01; 2nd word in channel 23
		Individual	2	1st half word (16-bit) in ch.0; 2nd in ch.1;; 4th in ch.3
		WaveForm	3	1st half word (16-bit) in ch.0; 2nd in ch.1;; 4th in COUNTERTOP
В	RW MODE			Selects source for advancing the active sequence
		RefreshCount	0	SEQ[n].REFRESH is used to determine loading internal compare registers
		NextStep	1	NEXTSTEP task causes a new value to be loaded to internal compare
				registers

6.10.5.26 LOOP

Address offset: 0x514

Number of playbacks of a loop

Bit n	umber			31 3	0 29	28	27 2	6 25	24	23	22 2	21 2	0 19	9 18	17	16 3	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
ID																	A	A	A .	A A	A	А	А	А	А	A	A	A	4 /	A A
Rese	t 0x00	000000		0 0	0 0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 (0 0
ID																														
А	RW	CNT								Nu	nbe	r of	play	ybao	ks o	f pa	atte	ern	cycl	es										
			Disabled	0						Loc	pin	g dis	able	ed (s	top	at t	the	en	d of	the	seq	uen	ce)							

6.10.5.27 SEQ[n].PTR (n=0..1)

Address offset: 0x520 + (n × 0x20)

Beginning address in RAM of this sequence

Bit number		31	. 30	29	28	27	26	25	24	23	22 2	21 2	01	9 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	,
ID		А	А	А	А	A	A	A	А	A	A	A	4 /	A A	A	A	А	А	A	А	А	А	А	A	А	А	А	А	А	A	А	ς.
Reset 0x0000						0	0	0	0	0	0	0 () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	•
ID R/W	set 0x00000000 R/W Field Value ID									Des																						
A RW	PTR									Beg	inn	ing	adc	res	s in	RAN	Λo	f th	is s	equ	enc	e										

Note: See the memory chapter for details about which memories are available for EasyDMA.

6.10.5.28 SEQ[n].CNT (n=0..1)

Address offset: 0x524 + (n × 0x20)

Number of values (duty cycles) in this sequence

Bit n	umber			31 3	30 29	28 2	7 20	6 25	24	23 2	2 2	1 20	0 19	Ə 18	17	16	15	14	13	L2 1	11) 9	8	7	6	5	4	3	2	1	0
ID																		А	А	A	A A	A	A	A	A	A	А	А	А	А	A
Rese	Reset 0x0000000				0 0	0 0	0 0	0 0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
ID																															
А	RW	CNT			Number of values (duty cycles) in						n th	is se	eque	ence	9																
			Disabled	0	0			Sequence is disabled, and shall not be started as it is empty																							



6.10.5.29 SEQ[n].REFRESH (n=0..1)

Address offset: 0x528 + (n × 0x20)

Number of additional PWM periods between samples loaded into compare register

Bit nu	ımber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1											
ID																
Reset	: 0x000	00001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
ID																
А	RW	CNT			Number of additional PWM periods between samples loaded into compare											
					register (load every REFRESH.CNT+1 PWM periods)											
			Continuous	0	Update every PWM period											

6.10.5.30 SEQ[n].ENDDELAY (n=0..1)

Address offset: 0x52C + (n × 0x20)

Time added after the sequence

A	RV	v	CNT			Time added after the sequence in PWM periods																										
ID																																
Rese	Reset 0x0000000			0	0 0	0	0 0	0	0) (0 (0	0	0	0	0	0	0	0 () (0	0	0	0	0	0	0	0	0	0		
ID											,	4	A A	A	А	А	А	А	A	A	A A	A A	A	А	A	А	A	А	A	A	4	A
Bit n	numbe	er				31 3	0 29	28	27 26	5 25	24 2	32	2 21	L 20	19	18	17	16	15 :	14 1	13 1	2 11	1 10	9	8	7	6	5	4	3	2	1 (

6.10.5.31 PSEL.OUT[n] (n=0..3)

Address offset: $0x560 + (n \times 0x4)$

Output pin select for PWM channel n

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A
Reset	OxFFF	FFFF		1 1 1 1 1 1 1 1	. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.11 RTC — Real-time counter

The real-time counter (RTC) module provides a generic, low-power timer on the low frequency clock source (LFCLK).






Figure 52: RTC block diagram

The RTC module features a 24-bit COUNTER, a 12-bit (1/X) prescaler, compare registers, and a tick event generator.

6.11.1 Clock source

The RTC will run off the LFCLK.

When started, the RTC will automatically request the LFCLK source with RC oscillator if the LFCLK is not already running.

See CLOCK — Clock control on page 70 for more information about clock sources.

6.11.2 Resolution versus overflow and the prescaler

The relationship between the prescaler, counter resolution, and overflow is summarized in the following table.

Prescaler	Counter resolution	Overflow
0	30.517 µs	512 seconds
2 ⁸ -1	7812.5 μs	131072 seconds
2 ¹² -1	125 ms	582.542 hours

Table 27: RTC resolution versus overflow

The counter increment frequency is given by the following equation:

```
f_{RTC} [kHz] = 32.768 / (PRESCALER + 1 )
```

The PRESCALER register can only be written when the RTC is stopped.

The prescaler is restarted on tasks START, CLEAR and TRIGOVRFLW. That is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.

Examples:

1. Desired COUNTER frequency 100 Hz (10 ms counter period)

PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327

 f_{RTC} = 99.9 Hz

10009.576 μs counter period



2. Desired COUNTER frequency 8 Hz (125 ms counter period)

PRESCALER = round(32.768 kHz / 8 Hz) - 1 = 4095

f_{RTC} = 8 Hz

125 ms counter period

6.11.3 Counter register

The internal <<COUNTER>> register increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. <<PRESC>> is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER.




Figure 54: Timing diagram - COUNTER_PRESCALER_1

6.11.3.1 Reading the counter register

To read the COUNTER register, the internal <<COUNTER>> value is sampled.

To ensure that the <<COUNTER>> is safely sampled (considering that an LFCLK transition may occur during a read), the CPU and core memory bus are halted for PCLK16M cycles. In addition, the read takes the CPU two PCLK16M cycles, resulting in the COUNTER register read taking maximum six PCLK16M clock cycles.

6.11.4 Overflow

An OVRFLW event is generated on COUNTER register overflow (overflowing from 0xFFFFFF to 0).

The TRIGOVRFLW task will set the COUNTER value to 0xFFFFF0, to allow software test of the overflow condition.

Note: The OVRFLW event is disabled by default.



6.11.5 Tick event

The TICK event enables low-power tickless RTOS implementation, as it optionally provides a regular interrupt source for an RTOS with no need for use of the ARM SysTick feature.

Using the TICK event, rather than the SysTick, allows the CPU to be powered down while keeping RTOS scheduling active.

Note: The **TICK** event is disabled by default.

6.11.6 Event control

To optimize the RTC power consumption, events in the RTC can be individually disabled to prevent PCLK16M and HFCLK from being requested when those events are triggered. This is managed using the EVTEN register.

This means that the RTC implements a slightly different task and event system compared to the standard system described in Peripheral interface on page 15. The RTC task and event system is illustrated in the following figure.




Figure 55: Tasks, events, and interrupts in the RTC

6.11.7 Compare


The RTC implements one COMPARE event for every available compare register.

When the COUNTER is incremented and then becomes equal to the value specified in the register CC[n], the corresponding compare event COMPARE[n] is generated.

When writing a CC[n] register, the RTC COMPARE event exhibits several behaviors. See the following figures for more information.

If a CC value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.







If a CC value is N and the COUNTER value is N when the START task is set, this will not trigger a COMPARE event.





Figure 57: Timing diagram - COMPARE_START

A COMPARE event occurs when a CC value is N, and the COUNTER value transitions from N-1 to N.





If the COUNTER value is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.






Figure 59: Timing diagram - COMPARE_N+2

If the COUNTER value is N, writing N or N+1 to a CC register may not trigger a COMPARE event.




Figure 60: Timing diagram - COMPARE_N+1

If the COUNTER value is N, and the current CC value is N+1 or N+2 when a new CC value is written, a match may trigger on the previous CC value before the new value takes effect. If the current CC value is greater than N+2 when the new value is written, there will be no event due to the old value.




Figure 61: Timing diagram - COMPARE_N-1

6.11.8 Task and event jitter/delay

Jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK), which is not synchronous to the faster PCLK16M.

Registers in the peripheral interface that are part of the PCLK16M domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the PCLK16M domain and is latched on a read from an internal COUNTER register in the LFCLK domain. The COUNTER register



is modified each time the RTC ticks. The registers are synchronised between the two clock domains (PCLK16M and LFCLK).

CLEAR and STOP (and TRIGOVRFLW, which is not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and a rising edge of the LFCLK. This is between 15.2585 μ s and 45.7755 μ s – rounded to 15 μ s and 46 μ s for the remainder of the section.




Figure 62: Timing diagram - DELAY_CLEAR

When a STOP task is triggered, the PCLK16M domain will immediately prevent the generation of any EVENTS from the RTC. However, as seen in the following figure, the COUNTER value can still increment one final time.




Figure 63: Timing diagram - DELAY_STOP

The START task will start the RTC. Assuming that the LFCLK was previously running and stable, the first increment of COUNTER (and instance of TICK event) will be typically after $30.5 \ \mu s +/-15 \ \mu s$. Additional delay will occur if the RTC is started before the LFCLK is running, see CLOCK — Clock control on page 70 for LFLK startup times. The software should therefore wait for the first TICK if it has to make sure that the RTC is running. Sending a TRIGOVRFLW task sets the COUNTER to a value close to overflow. However, since the update of COUNTER relies on a stable LFCLK, sending this task while LFCLK is not running will also add additional delay as previously described. The figures show the smallest and largest delays on the START task, appearing as a +/-15 \mu s jitter on the first COUNTER increment.






Figure 64: Timing diagram - JITTER_START-




Figure 65: Timing diagram - JITTER_START+

The following tables summarize jitter introduced for tasks and events. Any 32.768 kHz clock jitter will come in addition to these numbers.

Task	Delay
CLEAR, START, STOP, TRIGOVRFLOW	+15 to 46 μs

Table 28: RTC jitter magnitudes on tasks

Operation/Function	Jitter
START to COUNTER increment	± 15 μs
COMPARE to COMPARE ¹⁴	± 62.5 ns

Table 29: RTC jitter magnitudes on events

6.11.9 Registers

Instances

Instance	Base address	TrustZone			Split access	Description
		Мар	Att	DMA		
RTC0 : S	0x50014000	110	NS	NA	No	Real time counter 0
RTC0 : NS	0x40014000	US	113	NA	NU	Kear time counter o
RTC1 : S	0x50015000	110	NS	NA	No	Real time counter 1
RTC1 : NS	0x40015000	US	CVI	INA	NU	Near time counter 1

¹⁴ Assumes RTC runs continuously between these events.



Register overview

Register	Offset	TZ	Description
TASKS_START	0x000		Start RTC counter
TASKS_STOP	0x004		Stop RTC counter
TASKS_CLEAR	0x008		Clear RTC counter
TASKS_TRIGOVRFLW	0x00C		Set counter to 0xFFFF0
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP
SUBSCRIBE_CLEAR	0x088		Subscribe configuration for task CLEAR
SUBSCRIBE_TRIGOVRFLW	0x08C		Subscribe configuration for task TRIGOVRFLW
EVENTS_TICK	0x100		Event on counter increment
EVENTS_OVRFLW	0x104		Event on counter overflow
EVENTS_COMPARE[n]	0x140		Compare event on CC[n] match
PUBLISH_TICK	0x180		Publish configuration for event TICK
PUBLISH_OVRFLW	0x184		Publish configuration for event OVRFLW
PUBLISH_COMPARE[n]	0x1C0		Publish configuration for event COMPARE[n]
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
EVTEN	0x340		Enable or disable event routing
EVTENSET	0x344		Enable event routing
EVTENCLR	0x348		Disable event routing
COUNTER	0x504		Current counter value
PRESCALER	0x508		12-bit prescaler for counter frequency (32768/(PRESCALER+1)). Must be written when RTC is
			stopped.
CC[n]	0x540		Compare register n

6.11.9.1 TASKS_START

Address offset: 0x000

Start RTC counter

Bit nu	ımber			31 30 29 28 27 2	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	w	TASKS_START			Start RTC counter
			Trigger	1	Trigger task

6.11.9.2 TASKS_STOP

Address offset: 0x004

Stop RTC counter

Bit nu	umber			31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x00	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STOP			Stop RTC counter
			Trigger	1	Trigger task



6.11.9.3 TASKS_CLEAR

Address offset: 0x008

Clear RTC counter

Bit n	umber			31 30 29 28 27 2	26 25 24 2	3 22 21 2	0 19 18	3 17 1	6 15 1	14 13	8 12	11 10) 9	8	7	5 5	5 4	3	2	1	0
ID																					A
Rese	t 0x000	00000		0 0 0 0 0	0 0 0	000	0 0 0	0 (0 0	0 0	0	0 0	0	0	0	D () 0	0	0	0	0
ID																					
А	w	TASKS_CLEAR			C	lear RTC o	ounter														
			Trigger	1	т	rigger tas	¢														

6.11.9.4 TASKS_TRIGOVRFLW

Address offset: 0x00C

Set counter to 0xFFFFF0

Bit nu	Imber			31 30 29 28 27 2	6 25 24	4 23 2	2 21 2	0 19 1	8 17 1	6 15 1	4 13	12 11	10	98	7	6 5	4	3 2	1 0
ID																			А
Reset	0x000	00000		0 0 0 0 0 0	0 0 0	0 0	000	000	000	0	0 0	0 0	0	0 0	0	0 0	0	0 0	0 0
ID																			
А	W	TASKS_TRIGOVRFL	N			Set c	ounter	r to Oxl	FFFFFO										
			Trigger	1		Trigg	ger task	(

6.11.9.5 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.11.9.6 SUBSCRIBE_STOP

Address offset: 0x084

Subscribe configuration for task STOP

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription



6.11.9.7 SUBSCRIBE_CLEAR

Address offset: 0x088

Subscribe configuration for task CLEAR

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task CLEAR will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.11.9.8 SUBSCRIBE_TRIGOVRFLW

Address offset: 0x08C

Subscribe configuration for task TRIGOVRFLW

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task TRIGOVRFLW will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.11.9.9 EVENTS_TICK

Address offset: 0x100

Event on counter increment

Bit nu	Imber			31 3	0 29	28 2	27 2	6 25	24	23	22 2	1 20	19	18	17 1	16 1	5 14	13	12	11 10	9 0	8	7	6	5	4	3 2	2 1	L O
ID																													А
Reset	0x000	00000		0 (0 0	0	0 0	0 0	0	0	0 (0 0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	0 () (0 0
ID																													
А	RW	EVENTS_TICK								Eve	nt o	n co	unte	er in	crer	nen	t												
			NotGenerated	0						Eve	nt n	ot ge	ener	ateo	b														
			Generated	1						Eve	nt g	ener	ateo	ł															

6.11.9.10 EVENTS_OVRFLW

Address offset: 0x104

Event on counter overflow



Bit nu	mber			31 30 29 28 27 26 25 2	24	23	22 2	21 20	0 19	18	17	16	15 1	4 1	3 12	11	10	98	7	6	5	4	3	2	1 0
ID																									A
Reset	0x000	00000		0 0 0 0 0 0 0	0	0	0	0 0	0	0	0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0 0
ID																									
А	RW	EVENTS_OVRFLW				Eve	nt c	n co	unt	er o	ver	flow	/												
			NotGenerated	0		Eve	nt n	ot g	ene	rate	d														
			Generated	1		Eve	nt g	ener	rate	d															

6.11.9.11 EVENTS_COMPARE[n] (n=0..3)

Address offset: $0x140 + (n \times 0x4)$

Compare event on CC[n] match

Bit nu	mber			31	30 2	29 2	8 27	26	25	24	23	22 2	1 2	0 19	18	17	16	15	14 :	13 1	2 11	. 10	9	8	7	6	5	4	32	1	0
ID																															А
Reset	0x000	00000		0	0	0 (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0
ID																															
А	RW	EVENTS_COMPARE									Cor	npa	re e	vent	on	CC[[n] r	nat	ch												
			NotGenerated	0							Eve	nt n	ot g	ene	rate	d															
			Generated	1							Eve	nt g	ene	rate	d																

6.11.9.12 PUBLISH_TICK

Address offset: 0x180

Publish configuration for event TICK

Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	: 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event TICK will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.11.9.13 PUBLISH_OVRFLW

Address offset: 0x184

Publish configuration for event OVRFLW

Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	: 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[0255]	DPPI channel that event OVRFLW will publish to
A B	RW RW	CHIDX EN		[0255]	DPPI channel that event OVRFLW will publish to
			Disabled	[0255] 0	DPPI channel that event OVRFLW will publish to Disable publishing

6.11.9.14 PUBLISH_COMPARE[n] (n=0..3)

Address offset: $0x1C0 + (n \times 0x4)$



Publish configuration for event COMPARE[n]

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event COMPARE[n] will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.11.9.15 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	umber			31 30	29 28	8 27 2	5 25 2	24 2	3 22	21	20 1	91	8 17	16	15	14	13 1	12 1	1 10	9	8	7	6	5	4	3	2	1 0	
ID											F	= 6	D	С														ΒA	
Reset	t 0x000	00000		0 0	0 0	00	0	0 0	0 0	0	0 0) (0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	
ID																													ĺ
A	RW	ТІСК						W	Vrite	'1' t	o en	abl	e int	erru	upt	for	evei	nt T	ICK										
			Set	1				E	nable	•																			
			Disabled	0				R	ead:	Disa	ablec	ł																	
			Enabled	1				R	ead:	Ena	bled																		
В	RW	OVRFLW						W	Vrite	'1' t	o en	abl	e int	erru	upt	for	evei	nt C	VRF	W									
			Set	1				E	nable	•																			
			Disabled	0				R	ead:	Disa	ablec	ł																	
			Enabled	1				R	ead:	Ena	bled																		
C-F	RW	COMPARE[i] (i=03)						W	Vrite	'1' t	o en	abl	e int	erru	upt	for	eve	nt C	OM	PARE	[i]								
			Set	1				E	nable	•																			
			Disabled	0				R	ead:	Disa	ablec	ł																	
			Enabled	1				R	ead:	Ena	bled																		

6.11.9.16 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	Imber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					F E D C B A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ТІСК			Write '1' to disable interrupt for event TICK
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	OVRFLW			Write '1' to disable interrupt for event OVRFLW
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
C-F	RW	COMPARE[i] (i=03)			Write '1' to disable interrupt for event COMPARE[i]
			Clear	1	Disable



Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			F E D C B A
Reset 0x00000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			Description
	Disabled	0	Read: Disabled
	Enabled	1	Read: Enabled

6.11.9.17 EVTEN

Address offset: 0x340

Enable or disable event routing

Bit nu	mber			31 30	0 29 2	28 27	26 25	24	23 2	2 21	L 20	19	18 1	7 1	5 15	14	13 3	12 1	1 10	9	8	7	6	5	4 3	32	1	0
ID												F	Εĺ	D C	;												B	3 A
Reset	0x000	00000		0 0	0 0	0 0	0 0	0	0	0 0	0	0	0 (D O	0	0	0	0 (0 0	0	0	0	0	0	0 (0 0	0	0 0
ID																												
А	RW	ТІСК							Enal	ole o	r dis	abl	e ev	ent	rout	ing f	or e	even	t TI	СК								
			Disabled	0					Disa	ble																		
			Enabled	1					Enal	ble																		
В	RW	OVRFLW							Enal	ble o	r dis	abl	e ev	ent	rout	ing f	or e	even	t O\	/RFL	W							
			Disabled	0					Disa	ble																		
			Enabled	1					Enal	ble																		
C-F	RW	COMPARE[i] (i=03)							Enal	ble o	r dis	abl	e ev	ent	rout	ing f	or e	even	t CC	OMP	ARE	[i]						
			Disabled	0					Disa	ble																		
			Enabled	1					Enal	ble																		

6.11.9.18 EVTENSET

Address offset: 0x344

Enable event routing

Bit nu	mber			31 30	29 28	8 27 2	6 25	24 2	3 22	21	20 1	9 18	3 17	16	15	14 1	.3 1	2 11	10	98	7	6	5	4	3	2 :	10
ID											F	E	D	С												I	ΒА
Reset	0x000	00000		0 0	0 0	00	0	0 0	0 0	0	0 0	0 0	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0 (D O
ID																											
А	RW	ТІСК						٧	Vrite	'1' t	o en	able	e eve	ent r	out	ting	for	ever	it TIC	K							
			Disabled	0				R	ead:	Disa	ablec	ł															
			Enabled	1				R	ead:	Ena	bled																
			Set	1				E	nable	9																	
В	RW	OVRFLW						v	Vrite	'1' t	o en	able	e eve	ent r	out	ting	for	ever	it OV	RFLV	/						
			Disabled	0				R	ead:	Disa	ablec	ł															
			Enabled	1				R	ead:	Ena	bled																
			Set	1				E	nable	9																	
C-F	RW	COMPARE[i] (i=03)						v	Vrite	'1' t	o en	able	e eve	ent r	out	ting	for	ever	t CO	MPA	RE[i]					
			Disabled	0				R	ead:	Disa	ablec	ł															
			Enabled	1				R	ead:	Ena	bled																
			Set	1				E	nable	9																	

6.11.9.19 EVTENCLR

Address offset: 0x348

Disable event routing



Bit nu	Imber			31 30 29 28	27 26 2	5 24 2	3 22 2	21 20	19	18 1	71	6 15	14 1	31	2 11	10 9	8	7	6	5	4	3 2	1	. 0
ID									F	ΕC	DO	2											В	3 A
Reset	: 0x000	00000		0 0 0 0	0 0 0	0 0	00	0 0	0	0 (0 0) ()	0) (0	0 (0 0	0	0	0	0 () (0	0
А	RW	ТІСК				V	Vrite '1	1' to o	disa	ole e	even	it roi	uting	for	even	t TIC	К							
			Disabled	0		R	lead: D	Disabl	led															
			Enabled	1		R	lead: E	nable	ed															
			Clear	1		C	isable																	
В	RW	OVRFLW				۷	Vrite '1	1' to o	disa	ble e	even	it rou	uting	for	even	t OV	RFLV	V						
			Disabled	0		R	lead: D	Disabl	led															
			Enabled	1		R	lead: E	nable	ed															
			Clear	1		C	isable																	
C-F	RW	COMPARE[i] (i=03)				٧	Vrite '1	1' to o	disa	ole e	ven	it rou	uting	for	even	t CO	MPA	RE[i]					
			Disabled	0		R	lead: D	Disabl	led															
			Enabled	1		R	lead: E	nable	ed															
			Clear	1		C	isable																	

6.11.9.20 COUNTER

Address offset: 0x504

Current counter value

Bit nu	umber		31 30 29 28 27 26 25 24 23 2	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A	A A A A A A A A A A A A A A A A A A A
Reset	t 0x000	00000	0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				scription
А	R	COUNTER	Cour	unter value

6.11.9.21 PRESCALER

Address offset: 0x508

12-bit prescaler for counter frequency (32768/(PRESCALER+1)). Must be written when RTC is stopped.

				Prescaler value										
ID														
Reset	0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										
ID				A A A A A A A A A A A A A A A A A A A										
Bit nu	mber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										

6.11.9.22 CC[n] (n=0..3)

Address offset: $0x540 + (n \times 0x4)$

Compare register n

Bit nu	Imber		31 3	0 29	28	27 2	6 25	24	23 2	22 2	21 20	0 19	9 18	17	16	15 :	14 1	.3 12	2 11	10	9	8	7	6	5	4	3	2	1 0
ID									A	A	ΑΑ	Д	A	А	А	А	Α.	A A	А	А	А	A	А	A	А	A	A	A	A A
Reset	: 0x000	00000	0	0 0	0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 0
ID																													
А	RW	COMPARE							Con	пра	re va	alue	è																



6.12 SAADC — Successive approximation analog-todigital converter

The SAADC is a differential successive approximation register (SAR) analog-to-digital converter.

Listed here are the main features of SAADC:

- 8/10/12-bit resolution, 14-bit resolution with oversampling
- Multiple analog inputs:
 - AINO to AIN7 pins
 - VDD GPIO pin
- Up to eight input channels:
 - One channel per single-ended input and two channels per differential input
 - Scan mode can be configured with both single-ended channels and differential channels
 - Each channel can be configured to select any of the above analog inputs
- Full scale input range (0 to VDD_GPIO)
- Sampling triggered via a task from software or a PPI channel for full flexibility on sample frequency source from low-power 32.768 kHz RTC or more accurate 1/16 MHz timers
- One-shot conversion mode to sample a single channel
- Scan mode to sample a series of channels in sequence with configurable sample delay
- Support for direct sample transfer to RAM using EasyDMA
- Interrupts on single sample and full buffer events
- Samples stored as 16-bit two's complement values for differential and single-ended sampling
- Continuous sampling without the need of an external timer
- Internal resistor string
- On-the-fly limit checking

6.12.1 Overview

The ADC supports up to eight external analog input channels. It can be operated in One-shot mode with sampling under software control, or Continuous mode with a programmable sampling rate.

The analog inputs can be configured as eight single-ended inputs, four differential inputs or a combination of these. Each channel can be configured to select:

- AINO to AIN7 pins
- VDD_GPIO pin

Channels can be sampled individually in one-shot or continuous sampling modes, or, using scan mode, multiple channels can be sampled in sequence. Channels can also be oversampled to improve noise performance.






Figure 66: Simplified ADC block diagram

Internally, the ADC is always a differential analog-to-digital converter, but by default it is configured with single-ended input in the MODE field of the CH[n].CONFIG register. In single-ended mode, the negative input will be shorted to ground internally.

The assumption in single-ended mode is that the internal ground of the ADC is the same as the external ground that the measured voltage is referred to. The ADC is thus sensitive to ground bounce on the PCB in single-ended mode. If this is a concern, we recommend using differential measurement.

6.12.2 Digital output

The output result of the ADC depends on the settings in the CH[n].CONFIG and RESOLUTION registers as follows:

RESULT = [V(P) - V(N)] * GAIN/REFERENCE * $2^{(RESOLUTION - m)}$

where	
V(P)	
	is the voltage at input P
V(N)	
	is the voltage at input N
GAIN	
	is the selected gain setting
m	
	is the mode setting. Use m=0 if CONFIG.MODE=SE, or m=1 if CONFIG.MODE=Diff
REFERENCE	

is the selected reference voltage

The result generated by the ADC will deviate from the expected due DC errors like offset, gain, differential non-linearity (DNL), and integral non-linearity (INL). See Electrical specification for details on these parameters. The result can also vary due to AC errors like non-linearities in the GAIN block, settling errors



due to high source impedance and sampling jitter. For battery measurement, the DC errors are most noticeable.

The ADC has a wide selection of gains controlled in the GAIN field of the CH[n].CONFIG register. If CH[n].CONFIG.REFSEL=0, the input range of the ADC core is nominally ± 0.6 V differential and the input must be scaled accordingly.

Calibration

The ADC has a temperature dependent offset. If the ADC is to operate over a large temperature range, we recommend running TASKS_CALIBRATEOFFSET at regular intervals.

The DONE, RESULTDONE, and CALIBRATEDONE events are fired when the calibration has been completed.

The offset calibration must be run when the SAADC is stopped. If the TASKS_CALIBRATEOFFSET is run when the SAADC is started, then RAM may contain values not related to the ADC input.

6.12.3 Analog inputs and channels

Up to eight analog input channels, CH[n](n=0..7), can be configured.

Any one of the available channels can be enabled for the ADC to operate in one-shot mode. If more than one CH[n] is configured, the ADC enters scan mode.

An analog input is selected as a positive converter input if CH[n].PSELP is set, setting CH[n].PSELP also enables the particular channel.

An analog input is selected as a negative converter input if CH[n].PSELN is set. The CH[n].PSELN register will have no effect unless differential mode is enabled, see MODE field in CH[n].CONFIG register.

If more than one of the CH[n].PSELP registers is set, the device enters scan mode. Input selections in scan mode are controlled by the CH[n].PSELP and CH[n].PSELN registers, where CH[n].PSELN is only used if the particular scan channel is specified as differential, see MODE field in CH[n].CONFIG register.

6.12.4 Operation modes

The ADC input configuration supports one-shot mode, continuous mode, and scan mode.

Note: Scan mode and oversampling cannot be combined.

The ADC indicates a single ongoing conversion via the register STATUS on page 220. During scan mode, oversampling, or continuous modes, more than a single conversion take place in the ADC. As consequence, the value reflected in STATUS register will toggle at the end of each single conversion.

6.12.4.1 One-shot mode

One-shot operation is configured by enabling only one of the available channels defined by CH[n].PSELP, CH[n].PSELN, and CH[n].CONFIG registers.

Upon a SAMPLE task, the ADC starts to sample the input voltage. The CH[n].CONFIG.TACQ controls the acquisition time.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event has the same meaning as DONE when no oversampling takes place. Note that both events may occur before the actual value has been transferred into RAM by EasyDMA. For more information, see EasyDMA on page 203.

6.12.4.2 Continuous mode

Continuous sampling can be achieved by using the internal timer in the ADC, or triggering the SAMPLE task from one of the general purpose timers through the PPI system.



Care shall be taken to ensure that the sample rate fulfils the following criteria, depending on how many channels are active:

 $f_{SAMPLE} < 1/(t_{ACQ} + t_{conv})$

The SAMPLERATE register can be used as a local timer instead of triggering individual SAMPLE tasks. When SAMPLERATE.MODE is set to Timers, it is sufficient to trigger SAMPLE task only once in order to start the SAADC and triggering the STOP task will stop sampling. The SAMPLERATE.CC field controls the sample rate.

The SAMPLERATE timer mode cannot be combined with SCAN mode, and only one channel can be enabled in this mode.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event has the same meaning as DONE when no oversampling takes place. Note that both events may occur before the actual value has been transferred into RAM by EasyDMA.

6.12.4.3 Oversampling

An accumulator in the ADC can be used to average noise on the analog input. In general, oversampling improves the signal-to-noise ratio (SNR). However, oversampling does not improve the integral non-linearity (INL) nor the differential non-linearity (DNL).

Oversampling and scan should not be combined, since oversampling and scan will average over input channels.

The accumulator is controlled in the OVERSAMPLE register. The SAMPLE task must be set 2^{OVERSAMPLE} number of times before the result is written to RAM. This can be achieved by:

- Configuring a fixed sampling rate using the local timer or a general purpose timer and the PPI system to trigger a SAMPLE task
- Triggering SAMPLE 2^{OVERSAMPLE} times from software
- Enabling BURST mode

CH[n].CONFIG.BURST can be enabled to avoid setting SAMPLE task $2^{OVERSAMPLE}$ times. With BURST = 1 the ADC will sample the input $2^{OVERSAMPLE}$ times as fast as it can (actual timing: $<(t_{ACQ}+t_{CONV})\times 2^{OVERSAMPLE})$. Thus, for the user it will just appear like the conversion took a bit longer time, but other than that, it is similar to one-shot mode.

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event signals that enough conversions have taken place for an oversampled result to get transferred into RAM. Note that both events may occur before the actual value has been transferred into RAM by EasyDMA.

6.12.4.4 Scan mode

A channel is considered enabled if CH[n].PSELP is set. If more than one channel, CH[n], is enabled, the ADC enters scan mode.

In scan mode, one SAMPLE task will trigger one conversion per enabled channel. The time it takes to sample all channels is:

Total time < Sum(CH[x].t_{ACQ}+t_{CONV}), x=0..enabled channels

A DONE event signals that one sample has been taken.

In this mode, the RESULTDONE event signals has the same meaning as DONE when no oversampling takes place. Note that both events may occur before the actual values have been transferred into RAM by EasyDMA.



The following figure shows an example of results placement in Data RAM, with an even RESULT.MAXCNT. In this example, channels 1, 2, and 5 are enabled, all others are disabled.

	31 16	15 0
RESULT.PTR	CH[2] 1 st result	CH[1] 1 st result
RESULT.PTR + 4	CH[1] 2 nd result	CH[5] 1 st result
RESULT.PTR + 8	CH[5] 2 nd result	CH[2] 2 nd result
	(.)
RESULT.PTR + 2*(RESULT.MAXCNT – 2)	CH[5] last result	CH[2] last result

Figure 67: Example of RAM placement (even RESULT.MAXCNT), channels 1, 2 and 5 enabled

The following figure shows an example of results placement in Data RAM, with an odd RESULT.MAXCNT. In this example, channels 1, 2, and 5 are enabled, all others are disabled. The last 32-bit word is populated only with one 16-bit result.

	31 16	15 0
RESULT.PTR	CH[2] 1 st result	CH[1] 1 st result
RESULT.PTR + 4	CH[1] 2 nd result	CH[5] 1 st result
RESULT.PTR + 8	CH[5] 2 nd result	CH[2] 2 nd result
	(.)
RESULT.PTR + 2*(RESULT.MAXCNT – 1)		CH[5] last result

Figure 68: Example of RAM placement (odd RESULT.MAXCNT), channels 1, 2 and 5 enabled

6.12.5 EasyDMA

After configuring RESULT.PTR and RESULT.MAXCNT, the ADC resources are started by triggering the START task. The ADC is using EasyDMA to store results in a Result buffer in RAM.

The Result buffer is located at the address specified in the RESULT.PTR register. The RESULT.PTR register is double-buffered and it can be updated and prepared for the next START task immediately after the STARTED event is generated. The size of the Result buffer is specified in the RESULT.MAXCNT register and the ADC will generate an END event when it has filled up the Result buffer, see ADC on page 204. Results are stored in little-endian byte order in Data RAM. Every sample will be sign extended to 16 bit before stored in the Result buffer.

The ADC is stopped by triggering the STOP task. The STOP task will terminate an ongoing sampling. The ADC will generate a STOPPED event when it has stopped. If the ADC is already stopped when the STOP task is triggered, the STOPPED event will still be generated.






Figure 69: ADC

If the RESULT.PTR is not pointing to a RAM region accessible from the peripheral, an EasyDMA transfer may result in a HardFault and/or memory corruption. See Memory on page 21 for more information about the different memory regions.

The EasyDMA will have finished accessing the RAM when the END or STOPPED event has been generated.

The RESULT.AMOUNT register can be read following an END event or a STOPPED event to see how many results have been transferred to the Result buffer in RAM since the START task was triggered.

In scan mode, SAMPLE tasks can be triggered once the START task is triggered. The END event is generated when the number of samples transferred to memory reaches the value specified by RESULT.MAXCNT. After an END event, the START task needs to be triggered again before new samples can be taken. Also make sure that the size of the Result buffer is large enough to have space for minimum one result from each of the enabled channels, by specifying RESULT.MAXCNT >= number of channels enabled. For more information about the scan mode, see Scan mode on page 202.

6.12.6 Resistor ladder

The ADC has an internal resistor string for positive and negative input.

See Resistor ladder for positive input (negative input is equivalent, using RESN instead of RESP) on page 205. The resistors are controlled in the CH[n].CONFIG.RESP and CH[n].CONFIG.RESN registers.






Figure 70: Resistor ladder for positive input (negative input is equivalent, using RESN instead of RESP)

6.12.7 Reference

The ADC can use two different references, controlled in the REFSEL field of the CH[n].CONFIG register.

These are:

- Internal reference
- VDD_GPIO as reference

The internal reference results in an input range of ± 0.6 V on the ADC core. VDD_GPIO as reference results in an input range of \pm VDD_GPIO/4 on the ADC core. The gain block can be used to change the effective input range of the ADC.

Input range = $(\pm 0.6 \text{ V or } \pm \text{VDD}_GPIO/4)/\text{Gain}$

For example, choosing VDD_GPIO as reference, single ended input (grounded negative input), and a gain of 1/4 the input range will be:

Input range = $(VDD_GPIO/4)/(1/4) = VDD_GPIO$

With internal reference, single ended input (grounded negative input), and a gain of 1/6 the input range will be:

Input range = (0.6 V) / (1/6) = 3.6 V

The AINO-AIN7 inputs cannot exceed VDD_GPIO, or be lower than VSS.

6.12.8 Acquisition time

To sample the input voltage, the ADC connects a capacitor to the input.

For illustration, see Simplified ADC sample network on page 206. The acquisition time indicates how long the capacitor is connected, see TACQ field in CH[n].CONFIG register. The required acquisition time depends on the source (R_{source}) resistance. For high source resistance the acquisition time should be increased, see Acquisition time on page 206.






Figure 71: Simplified ADC sample network

TACQ [µs]	Maximum source resistance [kOhm]
3	10
5	40
10	100
15	200
20	400
40	800

Table 30: Acquisition time

6.12.9 Limits event monitoring

A channel can be event monitored by configuring limit register CH[n].LIMIT.

If the conversion result is higher than the defined high limit, or lower than the defined low limit, the appropriate event will get fired.




Figure 72: Example of limits monitoring on channel 'n'



Note that when setting the limits, CH[n].LIMIT.HIGH shall always be higher than or equal to CH[n].LIMIT.LOW . In other words, an event can be fired only when the input signal has been sampled outside of the defined limits. It is not possible to fire an event when the input signal is inside a defined range by swapping high and low limits.

The comparison to limits always takes place, there is no need to enable it. If comparison is not required on a channel, the software shall simply ignore the related events. In that situation, the value of the limits registers is irrelevant, so it does not matter if CH[n].LIMIT.LOW is lower than CH[n].LIMIT.HIGH or not.

6.12.10 Registers

Instances

Instance	Base address	TrustZone			Split access	Description
		Мар	Att	DMA		
SAADC : S	0x5000E000	US	NS	SA	No	Analog to digital convertor
SAADC : NS	0x4000E000	03	IND	SA	NO	Analog to digital converter

Register overview

Register	Offset	ΤZ	Description
TASKS_START	0x000		Start the ADC and prepare the result buffer in RAM
TASKS_SAMPLE	0x004		Take one ADC sample, if scan is enabled all channels are sampled
TASKS_STOP	0x008		Stop the ADC and terminate any on-going conversion
TASKS_CALIBRATEOFFSET	0x00C		Starts offset auto-calibration
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_SAMPLE	0x084		Subscribe configuration for task SAMPLE
SUBSCRIBE_STOP	0x088		Subscribe configuration for task STOP
SUBSCRIBE_CALIBRATEOFFSET	0x08C		Subscribe configuration for task CALIBRATEOFFSET
EVENTS_STARTED	0x100		The ADC has started
EVENTS_END	0x104		The ADC has filled up the Result buffer
EVENTS_DONE	0x108		A conversion task has been completed. Depending on the mode, multiple conversions might
			be needed for a result to be transferred to RAM.
EVENTS_RESULTDONE	0x10C		A result is ready to get transferred to RAM.
EVENTS_CALIBRATEDONE	0x110		Calibration is complete
EVENTS_STOPPED	0x114		The ADC has stopped
EVENTS_CH[n].LIMITH	0x118		Last results is equal or above CH[n].LIMIT.HIGH
EVENTS_CH[n].LIMITL	0x11C		Last results is equal or below CH[n].LIMIT.LOW
PUBLISH_STARTED	0x180		Publish configuration for event STARTED
PUBLISH_END	0x184		Publish configuration for event END
PUBLISH_DONE	0x188		Publish configuration for event DONE
PUBLISH_RESULTDONE	0x18C		Publish configuration for event RESULTDONE
PUBLISH_CALIBRATEDONE	0x190		Publish configuration for event CALIBRATEDONE
PUBLISH_STOPPED	0x194		Publish configuration for event STOPPED
PUBLISH_CH[n].LIMITH	0x198		Publish configuration for event CH[n].LIMITH
PUBLISH_CH[n].LIMITL	0x19C		Publish configuration for event CH[n].LIMITL
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
STATUS	0x400		Status
ENABLE	0x500		Enable or disable ADC
CH[n].PSELP	0x510		Input positive pin selection for CH[n]
CH[n].PSELN	0x514		Input negative pin selection for CH[n]



Register	Offset	ΤZ	Description
CH[n].CONFIG	0x518		Input configuration for CH[n]
CH[n].LIMIT	0x51C		High/low limits for event monitoring a channel
RESOLUTION	0x5F0		Resolution configuration
OVERSAMPLE	0x5F4		Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The
			RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION
			should be used.
SAMPLERATE	0x5F8		Controls normal or continuous sample rate
RESULT.PTR	0x62C		Data pointer
RESULT.MAXCNT	0x630		Maximum number of buffer words to transfer
RESULT.AMOUNT	0x634		Number of buffer words transferred since last START

6.12.10.1 TASKS_START

Address offset: 0x000

Start the ADC and prepare the result buffer in RAM

Bit nu	ımber			31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_START			Start the ADC and prepare the result buffer in RAM
			Trigger	1	Trigger task

6.12.10.2 TASKS_SAMPLE

Address offset: 0x004

Take one ADC sample, if scan is enabled all channels are sampled

Bit nu	ımber			31	30 2	9 28	3 27 3	26 25	24	23	22 2	1 20) 19	18	17 1	16 1	5 14	13	12	11 1	09	8	7	6	54	3	2	1 0
ID																												А
Reset	: 0x000	00000		0	0 0) 0	0	0 0	0	0	0 (0 0	0	0	0	0 (0 0	0	0	0 (0 0	0	0	0	0 0	0	0	0 0
ID																												
А	W	TASKS_SAMPLE								Tak	e on	e Al	DC s	amp	le, i	f sca	an is	ena	able	d all	chai	nnel	ls are	e sa	mple	ed		
			Trigger	1						Trig	ger	task																

6.12.10.3 TASKS_STOP

Address offset: 0x008

Stop the ADC and terminate any on-going conversion

Bit nu	umber			31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	w	TASKS_STOP			Stop the ADC and terminate any on-going conversion
			Trigger	1	Trigger task

6.12.10.4 TASKS_CALIBRATEOFFSET

Address offset: 0x00C

Starts offset auto-calibration



Do not trigger when the ADC has been started

Bit nu	mber			31	30 29	28	27	26 2	25 24	4 23	22 2	21 20	0 19	18	17 1	16 1	5 14	13	12 1	1 10	9	8	7	6	5 4	4 3	32	1	0
ID																													А
Reset	0x000	00000		0	0 0	0	0	0	0 0	0	0	0 0	0	0	0	0 0	0 0	0	0	0 0	0	0	0	0	0 (0 0	0 0	0	0
ID																													
А	w	TASKS_CALIBRATEO	FFSET							Sta	irts o	offset	t aut	:0-Ca	alibr	ratio	n												
										Do	not	trigg	ger v	vher	h th	e AD	C ha	as be	een s	start	ed								
			Trigger	1						Tri	gger	task																	

6.12.10.5 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription

6.12.10.6 SUBSCRIBE_SAMPLE

Address offset: 0x084

Subscribe configuration for task SAMPLE

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task SAMPLE will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.12.10.7 SUBSCRIBE_STOP

Address offset: 0x088

Subscribe configuration for task STOP

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	: 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription



6.12.10.8 SUBSCRIBE_CALIBRATEOFFSET

Address offset: 0x08C

Subscribe configuration for task CALIBRATEOFFSET

Do not trigger when the ADC has been started

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task CALIBRATEOFFSET will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.12.10.9 EVENTS_STARTED

Address offset: 0x100

The ADC has started

Bit nu	ımber			31 3	30 29	28	27	26 2	5 24	1 23	22 2	21 20	0 19	9 18	17	16	15 :	14 1	.3 1	2 11	. 10	9	8	7	6	5	4	3 2	2 1	0
ID																														А
Reset	: 0x000	00000		0	0 0	0	0	0 (0 0	0	0	0 0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0) () ()
ID																														
А	RW	EVENTS_STARTED								The	e AD	C ha	is sta	arte	ed															
			NotGenerated	0						Eve	ent n	ot g	ene	rate	d															
			Generated	1						Eve	ent g	ene	rate	d																

6.12.10.10 EVENTS_END

Address offset: 0x104

The ADC has filled up the Result buffer

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_END			The ADC has filled up the Result buffer
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.12.10.11 EVENTS_DONE

Address offset: 0x108

A conversion task has been completed. Depending on the mode, multiple conversions might be needed for a result to be transferred to RAM.



Bit nu	mber	31 3	30 29	9 28	3 27	26	25 2	4 2	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID	ID																																A
Reset 0x00000000						0	0	0	0 (0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																	
А	RW	EVENTS_DONE								A	con	ver	sior	tas	k h	as l	bee	en c	om	ple	ted	l. D	epe	ndir	ig c	on tl	he	mo	de,	mı	ıltip	le	
										С	onve	ersio	ons	mig	ht t	oe r	nee	deo	d fo	or a	res	ult	to b	e tr	ans	sfer	red	l to	RA	м.			
			NotGenerated	0						E١	vent	t no	t ge	nera	ate	d																	
			Generated	1						E١	vent	t gei	nera	ted																			

6.12.10.12 EVENTS_RESULTDONE

Address offset: 0x10C

A result is ready to get transferred to RAM.

Bit nu	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
ID					A												
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												
ID																	
А	RW	EVENTS_RESULTDO	NE	A result is ready to get transferred to RAM.													
			NotGenerated	0	Event not generated												
			Generated	1	Event generated												

6.12.10.13 EVENTS_CALIBRATEDONE

Address offset: 0x110

Calibration is complete

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	5 15	5 14	13	3 12	11	10	9	8	7	6	5	4	3	2	1 (
ID																																		,
Reset 0x0000000						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID F																																		
A F	A RW EVENTS_CALIBRATEDONE													Calibration is complete																				
	NotGenerated			0						Event not generated																								
			Generated	1								Eve	ent g	ger	nera	tec	ł																	
			NotGenerated	0 1								Eve	ent r	not	ge	ner	ate																	

6.12.10.14 EVENTS_STOPPED

Address offset: 0x114

The ADC has stopped

Bit number				31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_STOPPED			The ADC has stopped
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.12.10.15 EVENTS_CH[n] (n=0..7)

Peripheral events.



6.12.10.15.1 EVENTS_CH[n].LIMITH (n=0..7)

Address offset: 0x118 + (n × 0x8)

Last results is equal or above CH[n].LIMIT.HIGH

Bit nu	ımber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	: 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	LIMITH			Last results is equal or above CH[n].LIMIT.HIGH
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.12.10.15.2 EVENTS_CH[n].LIMITL (n=0..7)

Address offset: 0x11C + (n × 0x8)

Last results is equal or below CH[n].LIMIT.LOW

Bit nu	ımber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	: 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	LIMITL			Last results is equal or below CH[n].LIMIT.LOW
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.12.10.16 PUBLISH_STARTED

Address offset: 0x180

Publish configuration for event STARTED

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event STARTED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled		Enable publishing

6.12.10.17 PUBLISH_END

Address offset: 0x184

Publish configuration for event END



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event END will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.12.10.18 PUBLISH_DONE

Address offset: 0x188

Publish configuration for event DONE

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event DONE will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.12.10.19 PUBLISH_RESULTDONE

Address offset: 0x18C

Publish configuration for event **RESULTDONE**

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event RESULTDONE will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.12.10.20 PUBLISH_CALIBRATEDONE

Address offset: 0x190

Publish configuration for event CALIBRATEDONE

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event CALIBRATEDONE will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



6.12.10.21 PUBLISH_STOPPED

Address offset: 0x194

Publish configuration for event STOPPED

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event STOPPED will publish to
В	RW	EN			
			Disabled	0	Disable publishing

6.12.10.22 PUBLISH_CH[n] (n=0..7)

Publish configuration for events

6.12.10.22.1 PUBLISH_CH[n].LIMITH (n=0..7)

Address offset: $0x198 + (n \times 0x8)$

Publish configuration for event CH[n].LIMITH

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event CH[n].LIMITH will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.12.10.22.2 PUBLISH_CH[n].LIMITL (n=0..7)

Address offset: 0x19C + (n × 0x8)

Publish configuration for event CH[n].LIMITL

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[0255]	DPPI channel that event CH[n].LIMITL will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.12.10.23 INTEN

Address offset: 0x300

Enable or disable interrupt



Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0	
А	RW	STARTED			Enable or disable interrupt for event STARTED
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	END			Enable or disable interrupt for event END
			Disabled	0	Disable
			Enabled	1	Enable
с	RW	DONE	21100100	-	Enable or disable interrupt for event DONE
C		DONE	Disabled	0	Disable
			Enabled	1	Enable
D	RW	RESULTDONE	Linabled	1	Enable or disable interrupt for event RESULTDONE
U	L AA	RESULIDONE	Disabled	0	Disable
-	DIA		Enabled	1	Enable
E	RW	CALIBRATEDONE		0	Enable or disable interrupt for event CALIBRATEDONE
			Disabled	0	Disable
-	-		Enabled	1	Enable
F	RW	STOPPED		_	Enable or disable interrupt for event STOPPED
			Disabled	0	Disable
			Enabled	1	Enable
G	RW	CHOLIMITH			Enable or disable interrupt for event CHOLIMITH
			Disabled	0	Disable
			Enabled	1	Enable
н	RW	CHOLIMITL			Enable or disable interrupt for event CHOLIMITL
			Disabled	0	Disable
			Enabled	1	Enable
I	RW	CH1LIMITH			Enable or disable interrupt for event CH1LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
J	RW	CH1LIMITL			Enable or disable interrupt for event CH1LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
К	RW	CH2LIMITH			Enable or disable interrupt for event CH2LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
L	RW	CH2LIMITL			Enable or disable interrupt for event CH2LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
м	RW	CH3LIMITH			Enable or disable interrupt for event CH3LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
N	RW	CH3LIMITL			Enable or disable interrupt for event CH3LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
0	RW	CH4LIMITH			Enable or disable interrupt for event CH4LIMITH
			Disabled	0	Disable
			Enabled	1	Enable
Р	RW	CH4LIMITL			Enable or disable interrupt for event CH4LIMITL
			Disabled	0	Disable
			Enabled	1	Enable
Q	RW	CH5LIMITH			Enable or disable interrupt for event CH5LIMITH
~			Disabled	0	Disable
			DISUBIEU		



Bit n	umber			31 3	30 2	9 28	3 27	26	25 2	24 2	23 23	2 21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1
ID												V	U	т	S	R	Q	Ρ	0	Ν	М	L	К	J	Т	н	G	F	E	D	сı	B
Rese	t 0x000	00000		0	0 0) 0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0
			Enabled	1						E	nab	le																				
R	RW	CH5LIMITL								E	inab	le o	r di	sab	le iı	nter	rup	ot fo	or e	ver	nt C	H5I	IM	ITL								
			Disabled	0						D	Disat	ole																				
			Enabled	1						E	inab	le																				
S	RW	CH6LIMITH								E	nab	le o	r di	sab	le iı	nter	rup	ot fo	or e	ver	nt C	H6I	IM	ITH								
			Disabled	0						D	Disat	ole																				
			Enabled	1						E	nab	le																				
т	RW	CH6LIMITL								E	inab	le o	r di	sab	le iı	ntei	rup	ot fo	or e	ver	nt C	H6I	LIM	ITL								
			Disabled	0						D	Disab	ole																				
			Enabled	1						E	inab	le																				
U	RW	CH7LIMITH								E	nab	le o	r di	sab	le iı	ntei	rup	ot fo	or e	ver	nt <mark>C</mark>	H7I	IM	ΙТΗ								
			Disabled	0						D	Disat	ole																				
			Enabled	1						E	nab	le																				
V	RW	CH7LIMITL								E	inab	le o	r di	sab	le ii	nter	rup	ot fo	or e	ver	nt C	H7I	IM	ITL								
			Disabled	0						D	Disab	ole																				
			Enabled	1						E	inab	le																				

6.12.10.24 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	mber			31	30	29	28	27	26	25 2	24	23 2	22.2	21 2	20 1	19 1	8 1	7 1	16 1	.5	14 :	13 :	12	11 :	10	9	8	7	6	5	4	3 2	2 1	0
ID														V	U	Т	S I	२ ।	QI	Р	0	N	М	L	K	J	L	н	G	F	E	D	E	3 A
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	D	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) () ()
												Des																						
A	RW	STARTED										Wri	te ':	1' to	o er	nab	le ir	nte	rrup	ot f	or e	eve	nt S	STA	RTE	D								
			Set	1								Ena	ble																					
			Disabled	0							I	Rea	d: C	Disa	ble	d																		
			Enabled	1							I	Rea	d: E	Enal	bled	ł																		
В	RW	END									,	Wri	te ':	1' to	o er	nab	le ir	nte	rrup	ot f	or e	eve	nt E	ENC)									
			Set	1								Ena	ble																					
			Disabled	0								Rea	d: C	Disa	ble	d																		
			Enabled	1								Rea	d: E	Enal	bled	ł																		
С	RW	DONE									,	Wri	te ':	1' to	o er	nab	le ir	nte	rrup	ot f	or e	eve	nt [100	NE									
			Set	1								Ena	ble																					
			Disabled	0							I	Rea	d: C	Disa	ble	d																		
			Enabled	1								Rea	d: E	Enal	bled	ł																		
D	RW	RESULTDONE									,	Wri	te ':	1' to	o er	nab	le ir	nte	rrup	ot f	or e	eve	nt F	RES	ULT	DO	NE							
			Set	1								Ena	ble																					
			Disabled	0								Rea	d: C	Disa	ble	d																		
			Enabled	1								Rea	d: E	Enal	bled	ł																		
Е	RW	CALIBRATEDONE									,	Wri	te ':	1' to	o er	nab	le ir	nte	rrup	ot f	or e	eve	nt (CAL	IBR	ATE	DO	NE						
			Set	1								Ena	ble																					
			Disabled	0							I	Rea	d: C	Disa	ble	d																		
			Enabled	1								Rea	d: E	Enal	oleo	ł																		
F	RW	STOPPED										Wri	te ':	1' to	o er	nab	le ir	nte	rrup	ot f	or e	eve	nt S	то	PPE	D								
			Set	1								Ena	ble																					
			Disabled	0								Rea	d: C	Disa	ble	d																		



Bit n	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID					V U T S R Q P O N M L K J I H G F E D C B
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
-	_		Enabled	1	Read: Enabled
G	RW	CHOLIMITH			Write '1' to enable interrupt for event CH0LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	CHOLIMITL			Write '1' to enable interrupt for event CH0LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
1	RW	CH1LIMITH			Write '1' to enable interrupt for event CH1LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	CH1LIMITL	Endored	-	Write '1' to enable interrupt for event CH1LIMITL
,	1.00	CHILINNITE	Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
к	RW	CH2LIMITH	Ellableu	1	
N	L AA	CHZLIIVIITH	Cat	1	Write '1' to enable interrupt for event CH2LIMITH
			Set		Enable
			Disabled	0	Read: Disabled
	514		Enabled	1	Read: Enabled
L	RW	CH2LIMITL	C .		Write '1' to enable interrupt for event CH2LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
M	RW	CH3LIMITH	_		Write '1' to enable interrupt for event CH3LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	CH3LIMITL			Write '1' to enable interrupt for event CH3LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	CH4LIMITH			Write '1' to enable interrupt for event CH4LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Р	RW	CH4LIMITL			Write '1' to enable interrupt for event CH4LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Q	RW	CH5LIMITH			Write '1' to enable interrupt for event CH5LIMITH
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
R	RW	CH5LIMITL			Write '1' to enable interrupt for event CH5LIMITL
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
s	RW	CH6LIMITH			Write '1' to enable interrupt for event CH6LIMITH



							-
Bit ni	umber		31 30 29 28 2	25 24 23 22 21 20 19 18 17 16 15	5 14 13 12 11 10 9 8 7	654321	0
ID				VUTSRQP	О Л М Ц К Ј І Н	GFEDCB	А
Rese	t 0x0000000		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0 0	0
		Set	1	Enable			
		Disabled	0	Read: Disabled			
		Enabled	1	Read: Enabled			
т	RW CH6LIMITL			Write '1' to enable interrupt	t for event CH6LIMITL		
		Set	1	Enable			
		Disabled	0	Read: Disabled			
		Enabled	1	Read: Enabled			
U	RW CH7LIMITH			Write '1' to enable interrupt	t for event CH7LIMITH		
		Set	1	Enable			
		Disabled	0	Read: Disabled			
		Enabled	1	Read: Enabled			
V	RW CH7LIMITL			Write '1' to enable interrupt	t for event CH7LIMITL		
		Set	1	Enable			
		Disabled	0	Read: Disabled			
		Enabled	1	Read: Enabled			

6.12.10.25 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	mber			31 3	80 29	28	27 26	5 25	24 2	23 22	2 21	L 20	19	18	17	16	15	14	13	12 :	11 1	10 9	8	7	6	5	4	3 2	1	0
ID											V	U	т	S	R	Q	Ρ	0	N	М	L	κJ	1	Н	G	F	E	D	ЗB	А
Reset	0x000	00000		0	0 0	0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0
A	RW	STARTED							١	Write	e '1'	to	disa	ble	int	erru	pt	for	eve	ent S	STA	RTE)							
			Clear	1					[Disab	le																			
			Disabled	0					F	Read	: Di	sab	led																	
			Enabled	1					F	Read	: En	abl	ed																	
В	RW	END							١	Write	e '1'	to	disa	ble	int	erru	pt	for	eve	ent I	ENC)								
			Clear	1					(Disab	le																			
			Disabled	0					F	Read	: Di	sab	led																	
			Enabled	1					F	Read	: En	abl	ed																	
С	RW	DONE							١	Write	e '1'	to	disa	ble	int	erru	pt	for	eve	nt I	100	١E								
			Clear	1					[Disab	le																			
			Disabled	0					F	Read	: Di	sab	led																	
			Enabled	1					F	Read	: En	abl	ed																	
D	RW	RESULTDONE							١	Write	e '1'	to	disa	ble	int	erru	pt	for	eve	ent I	RES	ULTI	DON	IE						
			Clear	1					[Disab	le																			
			Disabled	0					F	Read	: Di	sab	led																	
			Enabled	1					F	Read	: En	abl	ed																	
E	RW	CALIBRATEDONE							١	Write	e '1'	to	disa	ble	int	erru	pt	for	eve	ent (CAL	IBR/	TEC	ON	E					
			Clear	1					[Disab	le																			
			Disabled	0					F	Read	: Di	sab	led																	
			Enabled	1					F	Read	: En	abl	ed																	
F	RW	STOPPED							١	Write	e '1'	to	disa	ble	int	erru	pt	for	eve	ent S	то	PPE	C							
			Clear	1					[Disab	le																			
			Disabled	0					F	Read	: Di	sab	led																	
			Enabled	1					F	Read	: En	abl	ed																	



Bit n	umber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					V U T S R Q P O N M L K J I H G F E D C B A
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
G	RW	CHOLIMITH			Write '1' to disable interrupt for event CH0LIMITH
-			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	CHOLIMITL	Enabled	1	Write '1' to disable interrupt for event CHOLIMITL
	1.00	CHOLIWITE	Clear	1	Disable
			Disabled	0	Read: Disabled
				1	Read: Enabled
1	D\A/	CH1LIMITH	Enabled	1	
1	RW	CHILIMITH	Class	1	Write '1' to disable interrupt for event CH1LIMITH
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	CH1LIMITL			Write '1' to disable interrupt for event CH1LIMITL
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
К	RW	CH2LIMITH			Write '1' to disable interrupt for event CH2LIMITH
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
L	RW	CH2LIMITL			Write '1' to disable interrupt for event CH2LIMITL
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
М	RW	CH3LIMITH			Write '1' to disable interrupt for event CH3LIMITH
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
N	RW	CH3LIMITL			Write '1' to disable interrupt for event CH3LIMITL
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
0	RW	CH4LIMITH			Write '1' to disable interrupt for event CH4LIMITH
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Р	RW	CH4LIMITL			Write '1' to disable interrupt for event CH4LIMITL
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
Q	RW	CH5LIMITH			Write '1' to disable interrupt for event CH5LIMITH
-			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
R	RW	CH5LIMITL	LIUDICU	-	Write '1' to disable interrupt for event CH5LIMITL
N	N VV	CHIJLIIVIITL	Clear	1	Disable
			Clear	1	
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
S	RW	CH6LIMITH			Write '1' to disable interrupt for event CH6LIMITH
			Clear	1	Disable



Bit nu	umber		31 30 29 28 27	26 25 24	23 22 21	1 20 19	9 18	17 :	16 1	5 14	13	12 1	1 10	98	7	6	5	4 3	2	1
ID					V	υT	S	R	QI	° 0	Ν	ΜL	. K	JI	Н	G	F	E C	С	В
Reset	t 0x0000000		0 0 0 0 0	000	000	0 0	0	0	0 () 0	0	0 0	0	0 0	0	0	0	0 0	0	0
		Disabled	0		Read: Di	sabled	I													
		Enabled	1		Read: Er	nabled														
Т	RW CH6LIMITL				Write '1'	' to dis	able	inte	rrup	ot for	r eve	nt <mark>C</mark>	H6LIN	IITL						
		Clear	1		Disable															
		Disabled	0		Read: Di	sabled	I													
		Enabled	1		Read: Er	nabled														
U	RW CH7LIMITH				Write '1'	' to dis	able	inte	rrup	ot for	eve	nt <mark>C</mark>	H7LIN	ΙΙΤΗ						
		Clear	1		Disable															
		Disabled	0		Read: Di	sabled	I													
		Enabled	1		Read: Er	nabled														
V	RW CH7LIMITL				Write '1'	' to dis	able	inte	rrup	ot for	r eve	nt <mark>C</mark>	H7LIN	IITL						
		Clear	1		Disable															
		Disabled	0		Read: Di	sabled	I													
		Enabled	1		Read: Er	nabled														

6.12.10.26 STATUS

Address offset: 0x400

Status

Bit nu	umber			31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	STATUS			Status
			Ready	0	ADC is ready. No on-going conversion.
			Busy	1	ADC is busy. Single conversion in progress.

6.12.10.27 ENABLE

Address offset: 0x500

Enable or disable ADC

Bit nu	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ENABLE			Enable or disable ADC
			Disabled	0	Disable ADC
			Enabled	1	Enable ADC
					When enabled the ADC will acquire access to the analog input pips

When enabled, the ADC will acquire access to the analog input pins specified in the CH[n].PSELP and CH[n].PSELN registers.

6.12.10.28 CH[n].PSELP (n=0..7)

Address offset: 0x510 + (n × 0x10)

Input positive pin selection for CH[n]



Bit nu	Imber			31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					АААА
Reset	: 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	PSELP			Analog positive input channel
			NC	0	Not connected
			AnalogInput0	1	AINO
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDDGPIO	9	VDD_GPIO

6.12.10.29 CH[n].PSELN (n=0..7)

Address offset: 0x514 + (n × 0x10)

Input negative pin selection for CH[n]

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A A
Rese	t 0x000	00000		0 0 0 0 0 0 0	
ID					Description
A	RW	PSELN			Analog negative input, enables differential channel
			NC	0	Not connected
			AnalogInput0	1	AINO
			AnalogInput1	2	AIN1
			AnalogInput2	3	AIN2
			AnalogInput3	4	AIN3
			AnalogInput4	5	AIN4
			AnalogInput5	6	AIN5
			AnalogInput6	7	AIN6
			AnalogInput7	8	AIN7
			VDD_GPIO	9	VDD_GPIO

6.12.10.30 CH[n].CONFIG (n=0..7)

Address offset: 0x518 + (n × 0x10)

Input configuration for CH[n]

Bit nun	nber			31 3	30 2	9 28	3 27	26	25 2	24	23 23	2 21	20 3	19 :	18 1	71	.6 1	5 14	13	12	11 1	.0 9	8	7	6	5	4	3 2	1	0
ID										G			F		ΕI	Ξ	E			D		с	c c			В	В		А	A
Reset (0x0002	20000		0	0 (0 0	0	0	0	0	0 0	0	0	0	0 :	L	0 (0	0	0	0	0 (0 0	0	0	0	0	0 0	0	0
ID																														
А	RW	RESP									Posit	ive c	han	nel	resi	sto	r cc	ntro	bl											
			Bypass	0							Вура	ss re	sisto	or la	adde	er														
			Pulldown	1							Pull-	dowr	n to	GN	D															
			Pullup	2							Pull-	up to	VD	D_0	GPIC)														
			VDD1_2	3							Set ir	nput	at V	DD	_GP	10,	2													
В	RW	RESN									Nega	tive	chai	nne	l res	sist	or c	onti	ol											
			Bypass	0							Вура	ss re	sisto	or la	adde	er														



Bit n	umber			31	30 2	29 28	8 27	26	25 24	4 2	23 22	21	20 2	19 1	8 1	7 16	5 15	14	13	12	11	10	9	8 7	6	5	4	3	2	1 0
ID									G	3			F	I	ΕĒ	E				D		С	С	С		В	В		,	ΑA
Rese	t 0x000	20000		0	0	0 0	0 (0	0 0) (0 0	0	0	0 (0 1	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0 (0 0
			Pulldown	1						Ρ	Pull-d	low	n to	GN	D															
			Pullup	2						Ρ	Pull-u	p to	o VD	D_G	SPIC)														
			VDD1_2	3						S	iet in	put	at V	DD_	_GP	10/2	2													
С	RW	GAIN								Ģ	Gain d	cont	trol																	
			Gain1_6	0						1	/6																			
			Gain1_5	1						1	/5																			
			Gain1_4	2						1	/4																			
			Gain1_3	3						1	/3																			
			Gain1_2	4						1	/2																			
			Gain1	5						1	L																			
			Gain2	6						2	2																			
			Gain4	7						4	Ļ																			
D-	RW	REFSEL								R	Refere	enc	e coi	ntro	I															
			Internal	0						h	ntern	nal r	efer	ence	e (0	.6 V)													
			VDD1_4	1						۷	/DD_	GPI	0/4	as r	efe	enc	e													
Е	RW	TACQ								А	Acqui	sitio	on ti	me,	the	tim	e tł	ne A	DC	use	s to	o sar	npl	e th	e in	put	volt	age		
			3us	0						3	8 us																			
			5us	1						5	i us																			
			10us	2						1	l0 us																			
			15us	3						1	.5 us																			
			20us	4						2	20 us																			
			40us	5						4	l0 us																			
F	RW	MODE								E	nabl	e di	iffere	entia	al m	ode														
			SE	0						S	ingle	e en	ded,	PSE	ELN	will	be	igno	rec	l, ne	egat	tive	inp	ut to		DC sl	nort	ed t	:0 G	ND
			Diff	1						C	Differ	ent	ial																	
G	RW	BURST								E	nabl	e bı	urst i	moc	de															
			Disabled	0						B	Burst	mo	de is	dis	able	ed (I	norr	nal	ope	rati	on))								
			Enabled	1						B	Burst	mo	de is	ena	able	d. S	AAI	DC ta	ake	s 2^	٥V	ERS	AM	PLE	nui	mbe	r of	san	nple	s as
										f	ast as	s it	can,	and	l sei	nds	the	aver	age	e to	Da	ta R	AM							

6.12.10.31 CH[n].LIMIT (n=0..7)

Address offset: 0x51C + (n × 0x10)

High/low limits for event monitoring a channel

Bit nu	ımber		31	30	29	28 2	27 2	26 2	25 2	24 2	23 2	2 2	1 20) 19	18	17	16	15	14 :	13 1	.2 1	1 10	9	8	7	6	5	4	3	2	1 (
ID			В	В	В	В	В	В	В	В	BI	BE	3 В	В	В	В	В	А	A	A	4 <i>4</i>	A	А	А	А	А	А	А	А	A	A
Reset	0x7FF	F8000	0	1	1	1	1	1	1	1	1	1 1	L 1	1	1	1	1	1	0	0	0 0	0	0	0	0	0	0	0	0	0	0 (
ID																															
А	RW	LOW	[-3	276	68 to	o +3	276	57]		L	Low	lev	el lir	nit																	
-	RW	HIGH	1.0	270	· o + .	o +3	270	271			liab	lav	el li																		

6.12.10.32 RESOLUTION

Address offset: 0x5F0

Resolution configuration



Bit n	umber			31 30 29	28 27 2	6 25 24	23 22	2 21 2	0 19) 18	17 1	L6 15	5 14 3	13 1	2 11	10 9	8	7	6	5 4	43	2	1	0
ID																						А	А	A
Rese	t 0x000	00001		0 0 0	0 0	000	0 0	0 0	0 0	0	0	0 0	0	0 0	0	0 0	0	0	0	0 (0 0	0	0	1
ID																								
A	RW	VAL					Set th	ne res	olut	ion														
			8bit	0			8 bit																	
			10bit	1			10 bi	t																
			12bit	2			12 bi	t																
			14bit	3			14 bi	t																

6.12.10.33 OVERSAMPLE

Address offset: 0x5F4

Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.

Bit nu	umber			31.3	30 29	28	27.2	6 25	5 24	23	<u>, , , , , , , , , , , , , , , , , , , </u>	1 20	19	18 1	7 10	6 15	14	13	12 1	1 10	9	8	7	6	5	4 3	3 2	1	0
ID																					_	-		-		4	A A	A	. A
Reset	t 0x000	00000		0	0 0	0	0 (0 0	0	0	0 () ()	0	0 (D O	0	0	0	0	0 0	0	0	0	0	0	0 (0 0	0	0
ID																													
А	RW	OVERSAMPLE								Ove	ersar	nple	con	trol															
			Bypass	0						Вур	ass	overs	sam	pling	g														
			Over2x	1						Ove	ersar	nple	2x																
			Over4x	2						Ove	ersar	nple	4x																
			Over8x	3						Ove	ersar	nple	8x																
			Over16x	4						Ove	ersar	nple	16×																
			Over32x	5						Ove	ersar	nple	32×																
			Over64x	6						Ove	ersar	nple	64×																
			Over128x	7						Ove	ersar	nple	128	x															
			Over256x	8						Ove	ersar	nple	256	ix															

6.12.10.34 SAMPLERATE

Address offset: 0x5F8

Controls normal or continuous sample rate

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		
ID					ВАААААААААА		
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
ID							
А	RW	CC		[802047]	Capture and compare value. Sample rate is 16 MHz/CC		
В	RW	MODE			Select mode for sample rate control		
			Task	0 Rate is controlled from SAMPLE task			
			Timers	1	Rate is controlled from local timer (use CC to control the rate)		

6.12.10.35 RESULT

RESULT EasyDMA channel

6.12.10.35.1 RESULT.PTR

Address offset: 0x62C

Data pointer

Bit n	umbe	er						31	30	29	28	27	26	25	24 2	23 2	2 2	1 20	0 19	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
ID								А	А	А	А	А	А	А	A .	A ,	4 <i>4</i>	A A	A	A	A	А	А	А	А	А	А	А	А	А	А	A	А	A	А	A ,	4 /
Rese	t OxO	0000	0000					0	0	0	0	0	0	0	0	0	0 () 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0) (
ID							D																														
А	R۱	N	PTR												0	Data	а ро	inte	r																		
	RW PTR																																				
																No	ote:	See	e th	e m	nem	ory	/ ch	apt	er f	or c	deta	ails	abo	out v	whi	ch ı	mei	nor	ies		

are available for EasyDMA.

6.12.10.35.2 RESULT.MAXCNT

Address offset: 0x630

Maximum number of buffer words to transfer

Bit nu	ımber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 1 0
ID		A A A A A A A A A A A A A A A A A A A	ΑΑΑ
Reset	t 0x0000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000
ID			
A	RW MAXCNT	Maximum number of buffer words to transfer	

6.12.10.35.3 RESULT.AMOUNT

Address offset: 0x634

Number of buffer words transferred since last START

Bit nu	umber		31 30 29 28 27 26	25 24	23 2	2 21 2	0 19	9 18 3	17 16	5 15	14	13 12	2 11	10	9 8	8	76	5	4	3	2	1	0
ID											А	A A	A	А	A	Δ.	A A	A	A	A	А	А	А
Rese	t 0x000	00000	0 0 0 0 0 0	0 0	0 0	0 0	0 0	0	0 0	0	0	0 0	0	0	0 (D	0 0	C	0	0	0	0	0
ID																							
А	R	AMOUNT			Num	ber of	buf	fer w	ords	tran	sfer	red s	ince	last	STA	RT	. Thi	s re	egist	er o	an	be	
					read	after	an E	ND o	r STC	PPE	D e	vent.											

6.12.11 Electrical specification

6.12.11.1 SAADC Electrical Specification

Symbol	Description	Min.	Тур.	Max.	Units
DNL ₁₀	Differential non-linearity, 10-bit resolution	-0.95	<1		LSB10b
INL ₁₀	Integral non-linearity, 10-bit resolution		1		LSB10b
V _{OS}	Differential offset error (calibrated), 10-bit resolution ^a		±2		LSB10b
C _{EG}	Gain error temperature coefficient	-0.05	0.02	0.05	%/°C
f SAMPLE	Maximum sampling rate			200	kHz
t _{ACQ,10k}	Acquisition time (configurable), source Resistance <= 10 kOhm		3		μs
t _{ACQ,40k}	Acquisition time (configurable), source Resistance <= 40 kOhm		5		μs
t _{ACQ,100k}	Acquisition time (configurable), source Resistance <= 100 kOhm		10		μs
t _{ACQ,200k}	Acquisition time (configurable), source Resistance <= 200 kOhm		15		μs
t _{ACQ,400k}	Acquisition time (configurable), source Resistance <= 400 kOhm		20		μs
t _{ACQ,800k}	Acquisition time (configurable), source Resistance <= 800 kOhm		40		μs
t _{CONV}	Conversion time		<2		μs

^a Digital output code at zero volt differential input.



Symbol	Description	Min.	Тур.	Max.	Units
E _{G1/6}	Error ^b for Gain = 1/6	-3		3	%
E _{G1/4}	Error ^b for Gain = 1/4	-3		3	%
E _{G1/2}	Error ^b for Gain = 1/2. Internal reference	-3		4	%
E _{G1}	Error ^b for Gain = 1. Internal reference	-3		4	%
EG1/2_VDD_GPIO	Error ^b for Gain = 1/2. VDD_GPIO as reference	-4		4	%
E _{G1_VDD_GPIO}	Error ^b for Gain = 1. VDD_GPIO as reference	-4		4	%
C _{SAMPLE}	Sample and hold capacitance at maximum gain ¹⁵		2.5		pF
R _{INPUT}	Input resistance		>1		MΩ
E _{NOB}	Effective number of bits, differential mode, 12-bit resolution, 1/1 gain, 3 μs		9		Bit
	acquisition time, HFXO, 200 ksps				
S _{NDR}	Peak signal to noise and distortion ratio, differential mode, 12-bit resolution	,	56		dB
	1/1 gain, 3 μs acquisition time, HFXO, 200 ksps				
S _{FDR}	Spurious free dynamic range, differential mode, 12-bit resolution, 1/1 gain,	3	70		dBc
	μs acquisition time, HFXO, 200 ksps				
R _{LADDER}	Ladder resistance		160		kΩ

6.12.12 Performance factors

Clock jitter, affecting sample timing accuracy, and circuit noise can affect ADC performance.

Jitter can be between START tasks or from START task to acquisition. START timer accuracy and startup times of regulators and references will contribute to variability. Sources of circuit noise may include CPU activity and the DC/DC regulator. Best ADC performance is achieved using START timing based on the TIMER module, HFXO clock source, and Constant Latency mode.

6.13 SPIM — Serial peripheral interface master with EasyDMA

The SPI master can communicate with multiple slaves using individual chip select signals for each of the slave devices attached to a bus.


Listed here are the main features for the SPIM

- SPI mode 0-3
- EasyDMA direct transfer to/from RAM for both SPI Slave and SPI Master
- Individual selection of IO pin for each SPI signal



^b Does not include temperature drift

¹⁵ Maximum gain corresponds to highest capacitance.





The SPIM does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPIM supports SPI modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.

Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Active High)	0 (Leading)
SPI_MODE1	0 (Active High)	1 (Trailing)
SPI_MODE2	1 (Active Low)	0 (Leading)
SPI_MODE3	1 (Active Low)	1 (Trailing)

Table 31: SPI modes

6.13.1 SPI master transaction sequence

An SPI master transaction consists of a sequence started by the START task followed by a number of events, and finally the STOP task.

An SPI master transaction is started by triggering the START task. The ENDTX event will be generated when the transmitter has transmitted all bytes in the TXD buffer as specified in the TXD.MAXCNT register. The ENDRX event will be generated when the receiver has filled the RXD buffer, i.e. received the last possible byte as specified in the RXD.MAXCNT register.

Following a START task, the SPI master will generate an END event when both ENDRX and ENDTX have been generated.


The SPI master is stopped by triggering the STOP task. A STOPPED event is generated when the SPI master has stopped.

If the ENDRX event has not already been generated when the SPI master has come to a stop, the SPI master will generate the ENDRX event explicitly even though the RX buffer is not full.



If the ENDTX event has not already been generated when the SPI master has come to a stop, the SPI master will generate the ENDTX event explicitly even though all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have not been transmitted.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in SPI master transaction on page 227.





6.13.2 Master mode pin configuration

The SCK, MOSI, and MISO signals associated with the SPI master are mapped to physical pins according to the configuration specified in the PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively.

The PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCK, PSEL.MOSI and PSEL.MISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in GPIO configuration on page 227 prior to enabling the SPI. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSEL.SCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSEL.MOSI	Output	0
MISO	As specified in PSEL.MISO	Input	Not applicable

Table 32: GPIO configuration



6.13.3 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used.

Disabling a peripheral that has the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in Instantiation on page 25 for details on peripherals and their IDs.

6.13.4 EasyDMA

The SPIM implements EasyDMA for accessing RAM without CPU involvement.

The SPIM peripheral implements the following EasyDMA channels:

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 33: SPIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 43.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next transmission immediately after having received the STARTED event.

The SPI master will automatically stop transmitting after TXD.MAXCNT bytes have been transmitted and RXD.MAXCNT bytes have been received. If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register. If TXD.MAXCNT is larger than RXD.MAXCNT, the superfluous received bytes will be discarded.

The ENDRX/ENDTX event indicate that EasyDMA has finished accessing respectively the RX/TX buffer in RAM. The END event gets generated when both RX and TX are finished accessing the buffers in RAM.

In the case of bus congestion as described in AHB multilayer interconnect on page 46, data loss may occur.

6.13.5 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.



6.13.6 Registers

Instances

Instance	Base address	TrustZone			Split access	Description
		Мар	Att	DMA		
SPIMO : S	0x50008000	115	NS	SA	No	SPI master 0
SPIMO : NS	0x40008000	03	115	JA	NO	SFITTIASLET U
SPIM1 : S	0x50009000	115	NS	SA	No	SPI master 1
SPIM1 : NS	0x40009000	US N US N US N	113	зя	NO	SFI Master 1
SPIM2 : S	0x5000A000	115	NS	SA	No	SPI master 2
SPIM2 : NS	0x4000A000	03	113	зя	NO	SFI Master 2
SPIM3 : S	0x5000B000	115	NS	SA	No	SPI master 3
SPIM3 : NS	0x4000B000	05	NJ	34	NO	SFI Master S

Register overview

Register	Offset	ΤZ	Description
TASKS_START	0x010		Start SPI transaction
TASKS_STOP	0x014		Stop SPI transaction
TASKS_SUSPEND	0x01C		Suspend SPI transaction
TASKS_RESUME	0x020		Resume SPI transaction
SUBSCRIBE_START	0x090		Subscribe configuration for task START
SUBSCRIBE_STOP	0x094		Subscribe configuration for task STOP
SUBSCRIBE_SUSPEND	0x09C		Subscribe configuration for task SUSPEND
SUBSCRIBE_RESUME	0x0A0		Subscribe configuration for task RESUME
EVENTS_STOPPED	0x104		SPI transaction has stopped
EVENTS_ENDRX	0x110		End of RXD buffer reached
EVENTS_END	0x118		End of RXD buffer and TXD buffer reached
EVENTS_ENDTX	0x120		End of TXD buffer reached
EVENTS_STARTED	0x14C		Transaction started
PUBLISH_STOPPED	0x184		Publish configuration for event STOPPED
PUBLISH_ENDRX	0x190		Publish configuration for event ENDRX
PUBLISH_END	0x198		Publish configuration for event END
PUBLISH_ENDTX	0x1A0		Publish configuration for event ENDTX
PUBLISH_STARTED	0x1CC		Publish configuration for event STARTED
SHORTS	0x200		Shortcuts between local events and tasks
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ENABLE	0x500		Enable SPIM
PSEL.SCK	0x508		Pin select for SCK
PSEL.MOSI	0x50C		Pin select for MOSI signal
PSEL.MISO	0x510		Pin select for MISO signal
FREQUENCY	0x524		SPI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534		Data pointer
RXD.MAXCNT	0x538		Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C		Number of bytes transferred in the last transaction
RXD.LIST	0x540		EasyDMA list type
TXD.PTR	0x544		Data pointer
TXD.MAXCNT	0x548		Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C		Number of bytes transferred in the last transaction
TXD.LIST	0x550		EasyDMA list type



Register	Offset	TZ	Description
CONFIG	0x554		Configuration register
ORC	0x5C0		Over-read character. Character clocked out in case an over-read of the TXD buffer.

6.13.6.1 TASKS_START

Address offset: 0x010

Start SPI transaction

Bit nu	umber			31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID					
Reset	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	W	TASKS_START			Start SPI transaction
			Trigger	1	Trigger task

6.13.6.2 TASKS_STOP

Address offset: 0x014

Stop SPI transaction

Bit nu	umber			31 30 29 28 27 2	26 25 24	23 22	2 21 2	0 19 1	8 17 1	6 15	14 1	3 12	11 10	9	8	7 (5 5	4	3	2	1 0
ID																					А
Rese	t 0x000	00000		0 0 0 0 0	000	0 0	0 0	000	00	0 0	0 0	0	0 0	0	0	0 (0 0	0	0	0 (0 O
ID																					
А	W	TASKS_STOP				Stop	SPI tra	insacti	on												
			Trigger	1		Trigge	er task	(

6.13.6.3 TASKS_SUSPEND

Address offset: 0x01C

Suspend SPI transaction

Bit nu	mber			31	30	29 2	28 2	27 2	6 25	5 24	4 23	22	21	20	19	18	17	16	15	14	13 1	21	1 10	9	8	7	6	5	4	3	2	1 0
ID																																А
Reset	0x000	00000		0	0	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0 () () 0	0	0	0	0	0	0	0	0	0 0
ID																																
А	W	TASKS_SUSPEND									Su	spe	end	SPI	tra	nsa	ctic	n														
			Trigger	1							Tri	igge	er ta	isk																		

6.13.6.4 TASKS_RESUME

Address offset: 0x020

Resume SPI transaction

Bit nu	ımber			31	30	29 2	8 27	26	25	24 2	3 2	2 21	20	19 1	8 17	7 16	15	14	13 1	2 1 1	. 10	9	8	7	5 5	4	3	2	1 0
ID																													А
Reset	0x000	00000		0	0	0 0) ()	0	0	0 0) (0	0	0 0) 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0 0
ID																													
А	W	TASKS_RESUME								R	esu	me S	PI t	rans	acti	on													
			Trigger	1						Т	rigg	er ta	sk																



6.13.6.5 SUBSCRIBE_START

Address offset: 0x090

Subscribe configuration for task START

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.13.6.6 SUBSCRIBE_STOP

Address offset: 0x094

Subscribe configuration for task STOP

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[0255]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.13.6.7 SUBSCRIBE_SUSPEND

Address offset: 0x09C

Subscribe configuration for task SUSPEND

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	ААААААААА
Reset	: 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task SUSPEND will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.13.6.8 SUBSCRIBE_RESUME

Address offset: 0x0A0

Subscribe configuration for task RESUME



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task RESUME will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.13.6.9 EVENTS_STOPPED

Address offset: 0x104

SPI transaction has stopped

Bit nu	umber			31 30 29 28 27	26 25 2	24 23	22 21	20 19	Ə 18	17 1	5 15	14 1	3 12	11 1	09	8	7	6	5	4	32	1	0
ID																							А
Rese	t 0x000	00000		0 0 0 0 0	0 0	0 0	0 0	0 0	0	0 0	0	0 0	0 0	0 0	0 0	0	0	0	0	0	0 0	0	0
ID																							
А	RW	EVENTS_STOPPED				SPI	transa	oction	ı has	stop	ped												
			NotGenerated	0		Eve	ent not	gene	erate	d													
			Generated	1		Eve	ent gen	erate	ed														

6.13.6.10 EVENTS_ENDRX

Address offset: 0x110

End of RXD buffer reached

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW EVENTS_ENDRX		End of RXD buffer reached
NotGenerated	0	Event not generated
Generated	1	Event generated

6.13.6.11 EVENTS_END

Address offset: 0x118

End of RXD buffer and TXD buffer reached

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	
ID					Description
А	RW	EVENTS_END			End of RXD buffer and TXD buffer reached
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.13.6.12 EVENTS_ENDTX

Address offset: 0x120

End of TXD buffer reached



Bit nu	Imber			31 30 29	28 27 3	26 25 2	24 23	22 21 2	20 19	9 18 1	L7 16	15 1	4 13	12 11	10 9	8	7	6	54	3	2	1 C
ID																						A
Reset	0x00000	0000		0 0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0 (0 0	0 0	0 (0 0	0	0	0 0	0	0	0 0
ID																						
А	RW E	EVENTS_ENDTX					End	of TXI) buf	ffer re	ache	d										
			NotGenerated	0			Eve	nt not	gene	erated	I											
			Generated	1			Eve	nt gen	erate	ed												

6.13.6.13 EVENTS_STARTED

Address offset: 0x14C

Transaction started

Bit nu	mber			31	30 2	29 2	28 2	27 2	6 2	25 2	42	3 2	22	1 2	0 19	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	32	1	0
ID																																	А
Reset	0x000	00000		0	0	0	0	0	D	0 () (0 () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 (0 0	0	0
ID																																	
А	RW	EVENTS_STARTED									Т	ran	sac	tion	sta	rteo	b																
			NotGenerated	0							E	ver	nt n	ot g	ene	rate	ed																
			Generated	1							E	ver	nt ge	ene	rate	d																	

6.13.6.14 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event STOPPED

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event STOPPED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.13.6.15 PUBLISH_ENDRX

Address offset: 0x190

Publish configuration for event ENDRX

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event ENDRX will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.13.6.16 PUBLISH_END

Address offset: 0x198



Publish configuration for event END

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event END will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.13.6.17 PUBLISH_ENDTX

Address offset: 0x1A0

Publish configuration for event ENDTX

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event ENDTX will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.13.6.18 PUBLISH_STARTED

Address offset: 0x1CC

Publish configuration for event STARTED

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event STARTED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.13.6.19 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	ımber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	: 0x000	00000		0 0 0 0 0 0 0	
ID					
А	RW	END_START			Shortcut between event END and task START
			Disabled	0	Disable shortcut
			Enabled	1	Enable shortcut



6.13.6.20 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			33	1 30	29	28	3 27	26	25 2	24 3	23	22	21	20 2	19	18 1	17	16 :	15	14	13 :	.2 1	1 1	9	8	7	6	5	4 3	3 2	1	0
ID																E										D		С		В		А	
Rese	et 0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0 () (0	0
												De																					
А	RW	STOPPED									1	Wr	ite '	1' t	o er	nak	ole i	nte	rru	pt f	or e	eve	nt S	ТОР	PED								
			Set	1							I	En	able																				
			Disabled	0							I	Re	ad: I	Disa	able	d																	
			Enabled	1							I	Re	ad: I	Ena	ble	b																	
В	RW	ENDRX									1	Wr	ite '	1' t	o er	nak	ole i	nte	rru	pt f	or e	eve	nt E	NDF	x								
			Set	1							I	En	able																				
			Disabled	0							I	Re	ad: I	Disa	able	d																	
			Enabled	1							I	Re	ad: I	Ena	ble	b																	
С	RW	END									1	Wr	ite '	1' t	o er	nak	ole i	nte	rru	pt f	or e	eve	nt E	ND									
			Set	1							I	En	able																				
			Disabled	0							I	Re	ad: I	Disa	able	d																	
			Enabled	1							I	Re	ad: I	Ena	ble	b																	
D	RW	ENDTX									1	Wr	ite '	1' t	o er	nat	ole i	nte	rru	pt f	or e	eve	nt E	NDT	Х								
			Set	1							I	En	able																				
			Disabled	0							I	Re	ad: I	Disa	able	d																	
			Enabled	1							I	Re	ad: I	Ena	ble	b																	
Е	RW	STARTED									1	Wr	ite '	1' t	o er	nak	ole i	nte	rru	pt f	or e	eve	nt <mark>S</mark>	TAR	ΓED								
			Set	1							I	En	able																				
			Disabled	0							I	Re	ad: I	Disa	able	d																	
			Enabled	1							I	Re	ad: I	Ena	ble	b																	

6.13.6.21 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	Imber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					E D C B A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	RW	STOPPED			Write '1' to disable interrupt for event STOPPED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDRX			Write '1' to disable interrupt for event ENDRX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ENDTX			Write '1' to disable interrupt for event ENDTX
			Clear	1	Disable



Bit numb	ber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				E D C B A
Reset Ox	0000000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
E R	W STARTED			Write '1' to disable interrupt for event STARTED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled

6.13.6.22 ENABLE

Address offset: 0x500

Enable SPIM

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ENABLE			Enable or disable SPIM
			Disabled	0	Disable SPIM
			Enabled	7	Enable SPIM

6.13.6.23 PSEL.SCK

Address offset: 0x508

Pin select for SCK

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A
Reset	OxFFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.13.6.24 PSEL.MOSI

Address offset: 0x50C

Pin select for MOSI signal

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 1	L8 17 16	15 14	13 12	11 10	98	7	65	4	3	21	0
ID				В									А	A	A A	А
Reset	OxFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1	1 1 1	1 1	1 1	1 1	1 1	1	1 1	1	1 :	1 1	1
ID																
A	RW	PIN		[031]	Pin number											
A B	RW RW	PIN CONNECT		[031]	Pin number Connection											
			Disconnected	[031]												



6.13.6.25 PSEL.MISO

Address offset: 0x510

Pin select for MISO signal

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	ААААА
Reset	0xFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect

6.13.6.26 FREQUENCY

Address offset: 0x524

SPI frequency. Accuracy depends on the HFCLK source selected.

Bit nu	mber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ААААААА	
Reset	0x0400	00000		0 0 0 0 0 1 0	
ID					Description
А	RW	FREQUENCY			SPI master data rate
			K125	0x02000000	125 kbps
			K250	0x04000000	250 kbps
			K500	0x08000000	500 kbps
			M1	0x10000000	1 Mbps
			M2	0x20000000	2 Mbps
			M4	0x40000000	4 Mbps
			M8	0x8000000	8 Mbps

6.13.6.27 RXD

RXD EasyDMA channel

6.13.6.27.1 RXD.PTR

Address offset: 0x534

Data pointer

Bit n	umber		31	30	29	28	27	26	5 25	5 24	23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ID			А	А	А	А	A	А	А	A	A	A	A	A	A	A	А	A	А	A	A	А	А	А	А	А	А	А	А	A	А	A	A
Rese	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																	
А	RW	PTR									Da	ata	poi	nter																			
													Not	e:	See	e th	e m	iem	ory	' ch	apt	er f	or o	deta	ails	abo	out	whi	ich I	me	mor	ies	

are available for EasyDMA.

6.13.6.27.2 RXD.MAXCNT

Address offset: 0x538



Maximum number of bytes in receive buffer

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 ID A	A RW N	MAXCNT	[10x2	LFFF]			Max	imur	n nui	mber	of b	ytes	in re	ceive	e bu	ffer								
ID A A A A A A A A A A A A A A A	ID R/W F																							
	Reset 0x00000	0000	0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0 0	0	0	0	0	0	0 0	0 (0	0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	ID													A	A	А	А	А	А	A .	A A	A A	А	A A
	Bit number		31 30	29 28	27 26	25 24	23 2	2 21	20 1	9 18	17 1	16 15	5 14	13 1	2 11	. 10	9	8	7	6	5 4	‡3	2	1 C

6.13.6.27.3 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit nu	umber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A A A A A A A A A A A A A
Reset	t 0x000	00000	0 0 0 0 0 0 0 0	
ID				
А	R	AMOUNT	[10x1FFF]	Number of bytes transferred in the last transaction

6.13.6.27.4 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit nu	umber			31 30	29 2	8 27	26 2	5 24	23 2	22 2	1 20	19	18 1	7 16	15	14	13 1	2 13	L 10	9	8	7	6	54	3	2	1 0
ID																											A A
Reset	t 0x000	00000		0 0	0 (0 0	0 0	0	0	0 0	0 (0	0 (0 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0 0
ID																											
А	RW	LIST							List	type	9																
			Disabled	0					Disa	able	Easy	DM	A list														
			ArrayList	1					Use	arra	ay lis	t															

6.13.6.28 TXD

TXD EasyDMA channel

6.13.6.28.1 TXD.PTR

Address offset: 0x544

Data pointer

Bit nu	umber		31	30	29	28	27	26	25	24	23	22	2 21	L 20	0 1	91	.8 1	.7 2	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			А	A	А	A	А	А	A	A	A	A	A	A	A	A	Δ.	Ą	A	A	A	A	A	A	A	A	A	А	A	A	A	A	А	A	A
Reset	t 0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	C) (D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																																			
А	RW	PTR									Da	ata	poi	nte	r																				
														_																					ories



6.13.6.28.2 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit number Bit number <th></th>	
ID A A A A A A A A A	
	0000
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	АААА
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3210

6.13.6.28.3 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit nu ID	mber			51 51) 29 28	, 2, 2	5 25 .	212.	5 22	21 20	, 13 .	10 17	10 .	15 1	1 13									A A		
Reset	0x000	00000		0 0	0 0	0 0	0	0 0	0 (0 0	0	0 0	0	0 (0 0	0	0	0 0	0	0	0	0	0	0 0	0	0
ID	R/W		Value ID						oscri	ption																

6.13.6.28.4 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit nu	mber			31 3	0 29	28	27 2	26 2	25 2	24 2	23 2	2 2	1 20) 19	18	17	16	15 :	14	13 1	.2 1	1 1	9 0	8	7	6	5	4	32	1	0
ID																														A	A
Reset	0x000	00000		0 (0 0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 0	0	0
ID																															
А	RW	LIST								L	.ist t	ype	9																		
			Disabled	0						C	Disal	ble	Easy	/DM	IA li	ist															
			ArrayList	1						ι	Jse	arra	ıy lis	st																	

6.13.6.29 CONFIG

Address offset: 0x554

Configuration register



Bit n	umber			31 3	80 29	28 27	7 26	25 24	1 23	22 2	21 20	0 19	18 1	7 1	6 15	14	13	12 1	L 10	9	87	6	5	4	3	2 1	1 0
ID																										СВ	ΒA
Rese	t 0x00000	000		0	0 0	0 0	0	0 0	0	0	0 0	0	0	0 0	0 0	0	0	0 0	0	0	0 0	0	0	0	0	0 0) (
А	RW O	DRDER							Bit	t orde	er																
			MsbFirst	0					M	ost si	gnifi	icant	t bit s	shift	ed c	out f	irst										
			LsbFirst	1					Lea	ast si	gnifi	icant	t bit s	shift	ted o	out f	irst										
В	RW C	РНА							Se	rial c	lock	(SCI	<) ph	ase													
			Leading	0					Sa	mple	onl	lead	ing e	dge	of c	lock	, shi	ft se	rial c	lata	on t	raili	ng e	edge			
			Trailing	1					Sa	mple	ont	traili	ng e	dge	of c	ock	, shi	ft se	rial d	ata	on le	eadi	ng e	edge			
С	RW C	POL							Se	rial c	lock	(SCł	<) po	larit	y												
			ActiveHigh	0					Ac	tive l	nigh																
			ActiveLow	1					Ac	tive l	ow																

6.13.6.30 ORC

Address offset: 0x5C0

Over-read character. Character clocked out in case an over-read of the TXD buffer.

Bit n	umber		31 3	30 29	9 28	27	26 2	25 2	4 23	3 22	2 21	20	19 3	L8 1	L7 1	61	5 14	1 13	3 12	11	10	9	8	7	6	5	4	3	2	1 0
ID																								А	А	А	A	А	A	A A
Rese	t 0x000	00000	0	0 0	0	0	0	0 0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																														
А	RW	ORC							0	ver-	read	l ch	arad	ter	. Ch	ara	cter	clo	cke	d o	ut ir	n ca	se	an c	ove	r-rea	ad o	of tl	ne 1	'XD
									bı	ıffe	r.																			

6.13.7 Electrical specification

6.13.7.1 SPIM master interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPIM}	Bit rates for SPIM ¹⁶			8	Mbps
t _{spim,start}	Time from START task to transmission started		1		μs

6.13.7.2 Serial Peripheral Interface Master (SPIM) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{SPIM,CSCK}	SCK period		125		ns
t _{SPIM,RSCK,LD}	SCK rise time, standard drive ^a			t _{RF,25pF}	
t _{SPIM,RSCK,HD}	SCK rise time, high drive ^a			t _{HRF,25pF}	
t _{SPIM,FSCK,LD}	SCK fall time, standard drive ^a			t _{RF,25pF}	
t _{SPIM,FSCK,HD}	SCK fall time, high drive ^a			t _{HRF,25pF}	
t _{spim,whsck}	SCK high time ^a	(0.5*t _{СSCK})			
		- t _{RSCK}			
t _{SPIM,WLSCK}	SCK low time ^a	(0.5*t _{CSCK})			
		- t _{FSCK}			
t _{SPIM,SUMI}	MISO to CLK edge setup time	19			ns
t _{SPIM,HMI}	CLK edge to MISO hold time	18			ns

¹⁶ High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

^a At 25pF load, including GPIO pin capacitance, see GPIO spec.






Figure 75: SPIM timing diagram

6.14 SPIS — Serial peripheral interface slave with EasyDMA

SPI slave (SPIS) is implemented with EasyDMA support for ultra low power serial communication from an external SPI master. EasyDMA in conjunction with hardware-based semaphore mechanisms removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.




Figure 76: SPI slave

The SPIS supports SPI modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.



Mode	Clock polarity	Clock phase
	CPOL	СРНА
SPI_MODE0	0 (Active High)	0 (Sample on Leading)
SPI_MODE1	0 (Active High)	1 (Sample on Trailing)
SPI_MODE2	1 (Active Low)	0 (Sample on Leading)
SPI_MODE3	1 (Active Low)	1 (Sample on Trailing)

Table 34: SPI modes

6.14.1 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. Therefore, you must disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used.

Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in Instantiation on page 25 shows which peripherals have the same ID as the SPI slave.

6.14.2 EasyDMA

The SPIS implements EasyDMA for accessing RAM without CPU involvement.

The SPIS peripheral implements the following EasyDMA channels:

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 35: SPIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 43.

If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register.

The END event indicates that EasyDMA has finished accessing the buffer in RAM.

6.14.3 SPI slave operation

SPI slave uses two memory pointers, RXD.PTR and TXD.PTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

Before the CPU can safely update the RXD.PTR and TXD.PTR pointers it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXD.PTR and TXD.PTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it.

The CPU releases the semaphore by triggering the RELEASE task, this is illustrated in SPI transaction when shortcut between END and ACQUIRE is enabled on page 243. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect. See Semaphore operation on page 244 for more information



If the CPU is not able to reconfigure the TXD.PTR and RXD.PTR between granted transactions, the same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END_ACQUIRE shortcut can be used. With this shortcut enabled the semaphore will be handed over to the CPU automatically after the granted transaction has completed, giving the CPU the ability to update the TXPTR and RXPTR between every granted transaction.

The ENDRX event is generated when the RX buffer has been filled.

The RXD.MAXCNT register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than RXD.MAXCNT number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.

The TXD.MAXCNT parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than TXD.MAXCNT number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.

The RXD.AMOUNT and TXD.AMOUNT registers are updated when a granted transaction is completed. The TXD.AMOUNT register indicates how many bytes were read from the TX buffer in the last transaction, that is, ORC (over-read) characters are not included in this number. Similarly, the RXD.AMOUNT register indicates how many bytes were written into the RX buffer in the last transaction.




Figure 77: SPI transaction when shortcut between END and ACQUIRE is enabled



6.14.4 Semaphore operation

The semaphore is a mechanism implemented inside the SPI slave that prevents simultaneous access to the data buffers by the SPI slave and CPU.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU. The figure SPI semaphore FSM on page 244 illustrates the transitions between states in the semaphore based on the relevant tasks and events.




Figure 78: SPI semaphore FSM

Note: The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXD.PTR register, the TXD.PTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The SPI slave will try to acquire the semaphore when STARTED event is detected, the event also indicates that CSN is currently low. If the SPI slave does not manage to acquire the semaphore at this point (i.e., it is under CPU's control), the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in figure SPI transaction when shortcut between END and ACQUIRE is enabled on page 243, the semaphore will be granted to the CPU.

If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.

As long as the semaphore is available, the SPI slave can be granted multiple transactions one after the other.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.



6.14.5 Pin configuration

The CSN, SCK, MOSI, and MISO signals associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of any of these registers is set to Disconnected, the associated SPI slave signal will not be connected to any physical pins.

The PSEL.CSN, PSELSCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode, see POWER — Power control on page 63 chapter for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI slave is disabled.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in GPIO configuration before enabling peripheral on page 245 before enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI slave itself is temporarily disabled, or if the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI signal	SPI pin	Direction	Output value Comment
CSN	As specified in PSEL.CSN	Input	Not applicable
SCK	As specified in PSEL.SCK	Input	Not applicable
MOSI	As specified in PSEL.MOSI	Input	Not applicable
MISO	As specified in PSEL.MISO	Input	Not applicable Emulates that the SPI slave is not selected.

Table 36: GPIO configuration before enabling peripheral

6.14.6 Registers

Instances

Instance	Base address	TrustZone			Split access	Description
		Мар	Att	DMA		
SPISO : S	0x50008000	US	NS	SA	No	SPI slave 0
SPISO : NS	0x40008000	03	113	ЭА	NO	SFI Slave U
SPIS1 : S	0x50009000	US	NS	SA	No	SPI slave 1
SPIS1 : NS	0x40009000	03	145	JA	NO	SFI Slave I
SPIS2 : S	0x5000A000	US	NS	SA	No	SPI slave 2
SPIS2 : NS	0x4000A000	03	113	ЭА	NO	SFI Slave 2
SPIS3 : S	0x5000B000	US	NS	SA	No	SPI slave 3
SPIS3 : NS	0x4000B000	03	IN S	ЭА	NU	SFI SIdve S

Register overview

Register	Offset	TZ	Description
TASKS_ACQUIRE	0x024		Acquire SPI semaphore
TASKS_RELEASE	0x028		Release SPI semaphore, enabling the SPI slave to acquire it
SUBSCRIBE_ACQUIRE	0x0A4		Subscribe configuration for task ACQUIRE



Register	Offset TZ	Description
SUBSCRIBE_RELEASE	0x0A8	Subscribe configuration for task RELEASE
EVENTS_END	0x104	Granted transaction completed
EVENTS_ENDRX	0x110	End of RXD buffer reached
EVENTS_ACQUIRED	0x128	Semaphore acquired
PUBLISH_END	0x184	Publish configuration for event END
PUBLISH_ENDRX	0x190	Publish configuration for event ENDRX
PUBLISH_ACQUIRED	0x1A8	Publish configuration for event ACQUIRED
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
SEMSTAT	0x400	Semaphore status register
STATUS	0x440	Status from last transaction
ENABLE	0x500	Enable SPI slave
PSEL.SCK	0x508	Pin select for SCK
PSEL.MISO	0x50C	Pin select for MISO signal
PSEL.MOSI	0x510	Pin select for MOSI signal
PSEL.CSN	0x514	Pin select for CSN signal
RXD.PTR	0x534	RXD data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes received in last granted transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	TXD data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transmitted in last granted transaction
TXD.LIST	0x550	EasyDMA list type
CONFIG	0x554	Configuration register
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.
ORC	0x5C0	Over-read character

6.14.6.1 TASKS_ACQUIRE

Address offset: 0x024

Acquire SPI semaphore

Bit nu	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	W	TASKS_ACQUIRE			Acquire SPI semaphore
			Trigger	1	Trigger task

6.14.6.2 TASKS_RELEASE

Address offset: 0x028

Release SPI semaphore, enabling the SPI slave to acquire it

Bit nu	Imber			31	30 2	9 28	3 27	26	25 2	24 2	3 2	2 21	20	19	18	17	16 3	L5 1	.4 1	3 12	2 11	. 10	9	8	7	6 !	54	3	2	1 0
ID																														А
Reset	0x000	00000		0	0 (0 0	0	0	0	0 0) (0	0	0	0	0	0	0 (D	0 0	0	0	0	0	0	0 (0 0	0	0	0 0
ID																														
А	W	TASKS_RELEASE								R	elea	ase S	SPI s	sem	napł	nore	e, er	nabl	ing	the	SPI	slav	e to	o ac	quir	e it				
			Trigger	1						Т	rigg	er ta	isk																	



6.14.6.3 SUBSCRIBE_ACQUIRE

Address offset: 0x0A4

Subscribe configuration for task ACQUIRE

Bit nu	Imber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task ACQUIRE will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.14.6.4 SUBSCRIBE_RELEASE

Address offset: 0x0A8

Subscribe configuration for task RELEASE

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task RELEASE will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.14.6.5 EVENTS_END

Address offset: 0x104

Granted transaction completed

Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	: 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_END			Granted transaction completed
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.14.6.6 EVENTS_ENDRX

Address offset: 0x110

End of RXD buffer reached



Bit nu	mber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EVENTS_ENDRX			End of RXD buffer reached
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.14.6.7 EVENTS_ACQUIRED

Address offset: 0x128

Semaphore acquired

Δ
0 0 0 0

6.14.6.8 PUBLISH_END

Address offset: 0x184

Publish configuration for event END

Bit nu	Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event END will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.14.6.9 PUBLISH_ENDRX

Address offset: 0x190

Publish configuration for event ENDRX

Bit nu	Bit number			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID	ID			В	A A A A A A A A
Reset	: 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event ENDRX will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.14.6.10 PUBLISH_ACQUIRED

Address offset: 0x1A8



Publish configuration for event ACQUIRED

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event ACQUIRED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.14.6.11 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	mber			31	30 2	9 28	8 2	7 26	5 25	24	23	22	21 2	20 1	9 1	8 1	7 16	5 15	5 14	13	12	11	10	9	8	7	6	5 4	4 3	2	1	0
ID																														A		
Reset	0x000	00000		0	0 (0) 0	0	0	0	0	0	0	0 () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0
ID																																
А	RW	END_ACQUIRE									Sho	ortc	ut b	etw	eer	n ev	ent	EN	D a	nd t	ask	AC	QUI	RE								
			Disabled	0							Dis	able	e sh	orto	ut																	
			Enabled	1							Ena	able	sho	ortci	ut																	

6.14.6.12 INTENSET

Address offset: 0x304

Enable interrupt

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B A
Rese	t 0x0000	00000		0 0 0 0 0 0 0	
ID					
А	RW	END			Write '1' to enable interrupt for event END
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDRX			Write '1' to enable interrupt for event ENDRX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	ACQUIRED			Write '1' to enable interrupt for event ACQUIRED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.14.6.13 INTENCLR

Address offset: 0x308

Disable interrupt



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	RW	END			Write '1' to disable interrupt for event END
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	ENDRX			Write '1' to disable interrupt for event ENDRX
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	ACQUIRED			Write '1' to disable interrupt for event ACQUIRED
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.14.6.14 SEMSTAT

Address offset: 0x400

Semaphore status register

Bit nu	Imber			31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A
Reset	0x000	00001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	R	SEMSTAT			Semaphore status
			Free	0	Semaphore is free
			CPU	1	Semaphore is assigned to CPU
			SPIS	2	Semaphore is assigned to SPI slave
			CPUPending	3	Semaphore is assigned to SPI but a handover to the CPU is pending

6.14.6.15 STATUS

Address offset: 0x440

Status from last transaction

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared

Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A
Reset	: 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	OVERREAD			TX buffer over-read detected, and prevented
			NotPresent	0	Read: error not present
			Present	1	Read: error present
			Clear	1	Write: clear error on writing '1'
В	RW	OVERFLOW			RX buffer overflow detected, and prevented
			NotPresent	0	Read: error not present
			Present	1	Read: error present
			Clear	1	Write: clear error on writing '1'



6.14.6.16 ENABLE

Address offset: 0x500

Enable SPI slave

Bit nu	umber			31 30 29 28	3 27 26 2	5 24 23	22 21 2	20 19	18 17	7 16	15 14	13 1	2 11 3	10 9	8	7	6	54	3	2	1 0
ID																			А	А	A A
Reset	t 0x000	00000		0 0 0 0	000	000	0 0	0 0	0 0	0	0 0	0 0	0 (0 0	0	0	0	0 0	0	0	0 0
ID																					
А	RW	ENABLE				En	able or	disabl	e SPI	slave											
			Disabled	0		Dis	able SP	I slave	9												
			Enabled	2		En	able SPI	slave													

6.14.6.17 PSEL.SCK

Address offset: 0x508

Pin select for SCK

Bit nu	Imber			31 30 29 28 27 26 25 24	2 21 20 19 18 17 16 15 14 13 12 11 10 9 8	76	5 4	3	2	1 0
ID				В			A	A	А	A A
Reset	OxFFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1	1 1	. 1	1	1 1
ID										
А	RW	PIN		[031]	umber					
В	RW	CONNECT			lection					
			Disconnected	1	onnect					
			Connected	0	lect					

6.14.6.18 PSEL.MISO

Address offset: 0x50C

Pin select for MISO signal

Bit nu	Imber			31 30 29 28 27 26 25 24	2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A
Reset	0xFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
A	RW	PIN		[031]	Pin number
~	11.00	PIN		[031]	Pin number
в	RW	CONNECT		[031]	Connection
			Disconnected	1	

6.14.6.19 PSEL.MOSI

Address offset: 0x510 Pin select for MOSI signal



Bit nu	mber			31 30 29 28 27 26 25 24	24 23	3 22	21 20	0 19	18	17	16 1	5 14	4 13	12	11 1(9	8	7	6	5 4	4 3	32	1	0
ID				В																,	4 /	A A	A	A
Reset	OxFFFF	FFFF		1 1 1 1 1 1 1 1	1 1	1	1 1	1	1	1	1 1	1 1	1	1	1 1	1	1	1	1	1	1 :	1 1	1	1
ID																								
А	RW	PIN		[031]	Pi	in nu	mber																	
В	RW	CONNECT			С	onne	ction																	
			Disconnected	1	D	iscon	nect																	
			Connected	0	С	onne	ct																	

6.14.6.20 PSEL.CSN

Address offset: 0x514

Pin select for CSN signal

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A
Reset	OxFFFF	FFFF		1 1 1 1 1 1 1 1	$1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \$
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.14.6.21 RXD.PTR

Address offset: 0x534

RXD data pointer

Bit nu	mber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12 :	11	10	9	8	7	6	5	4	3	2	1 0
ID			А	А	А	А	А	A	А	А	A	А	A	A	A	А	A	А	A	A	A	A	A	A	A	А	А	А	А	А	A	A	A A
Reset	0x000	00000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																	
A	RW	PTR									RX	D d	ata	poi	nte	r																	

See the Memory chapter for details about which memories are available for EasyDMA.

6.14.6.22 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit nu	ımber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				ААААААААААААААААААА
Reset	: 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				

6.14.6.23 RXD.AMOUNT

Address offset: 0x53C

Number of bytes received in last granted transaction



Bit nu ID				4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A A A A A A A A A A A A A
Reset	0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	R/W			
ן טו				

6.14.6.24 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A
Reset 0x00000000	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW LIST		List type
Disabled	0	Disable EasyDMA list
ArrayList	1	Use array list

6.14.6.25 TXD.PTR

Address offset: 0x544

TXD data pointer

Bit nu	ımber		31	30	29	28	27	26 2	25 2	24 2	3 2	2 22	1 20	19	18	17 :	16 1	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID			А	А	А	А	А	A	Α.	A A	A A	A	A	А	А	А	A	A A	A A	А	А	А	А	A	A	A	А	A	A	A	A A
Reset	: 0x000	00000	0	0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																															
A	RW	PTR								Т	XD	data	a po	inte	er																

See the Memory chapter for details about which memories are available for EasyDMA.

6.14.6.26 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit nu	mber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A
Reset	0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID		Value	Description

6.14.6.27 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transmitted in last granted transaction



ID														А	А	A A	A A	А	А	A	A .	A A	А
Reset	0x000000	00	0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0 0	0	0 (0 0	0	0	0	0	0 0	0
ID																							

6.14.6.28 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW LIST		List type
Disabled	0	Disable EasyDMA list
ArrayList	1	Use array list

6.14.6.29 CONFIG

Address offset: 0x554

Configuration register

Bit nu	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				СВА
Rese	t 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А	RW ORDER			Bit order
		MsbFirst	0	Most significant bit shifted out first
		LsbFirst	1	Least significant bit shifted out first
В	RW CPHA			Serial clock (SCK) phase
		Leading	0	Sample on leading edge of clock, shift serial data on trailing edge
		Trailing	1	Sample on trailing edge of clock, shift serial data on leading edge
С	RW CPOL			Serial clock (SCK) polarity
		ActiveHigh	0	Active high
		ActiveLow	1	Active low

6.14.6.30 DEF

Address offset: 0x55C

Default character. Character clocked out in case of an ignored transaction.

Bit nu	umber		31 30 29 2	28 27 26	5 25 24	23 22	21 20	19 1	8 17	16 1	5 14	13 12	11 1	09	8	76	5	4	3	2 1	LΟ
ID															,	A A	А	А	A	4 <i>4</i>	A A
Reset	t 0x000	00000	0 0 0	000	0 0	0 0	0 0	0 0	0	0 0	0	0 0	0 0	0	0	0 0	0	0	0	0 0) 0
ID																					
A	RW	DEF				Defaul	t char	acter.	Cha	racte	r cloc	ked c	ut in	case	of ar	n ign	orec	d tra	insa	ctio	n.

6.14.6.31 ORC

Address offset: 0x5C0



Over-read character

Bit nu	Imber		31 3	0 29	28 2	7 26	25 2	24 23	3 22	21	20 1	9 18	17	16 3	15 1	4 1	3 12	2 11	10	9	8	76	5 5	4	3	2	1	0
ID																						A 4	AA	A	А	А	А	А
Reset	0x000	00000	0 0	0 0	0 (0 0	0	0 0	0	0	0 0	0 0	0	0	0	0 (0 0	0	0	0	0	0 0) (0	0	0	0	0
ID																												
A	RW	ORC						0	ver-	read	cha	racte	er. C	hara	acte	r cl	ocke	d o	ut af	ter	an	over	-re	ad o	fth	е		

transmit buffer.

6.14.7 Electrical specification

6.14.7.1 SPIS slave interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{SPIS}	Bit rates for SPIS ¹⁷			8 ¹⁸	Mbps
t _{spis,start}	Time from RELEASE task to receive/transmit (CSN active)		0.125		μs

6.14.7.2 Serial Peripheral Interface Slave (SPIS) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{SPIS,CSCKIN}	SCK input period	125			ns
t _{SPIS,RFSCKIN}	SCK input rise/fall time			30	ns
t _{SPIS,WHSCKIN}	SCK input high time	30			ns
t _{SPIS,WLSCKIN}	SCK input low time	30			ns
t _{SPIS,SUCSN}	CSN to CLK setup time	1000			ns
t _{SPIS,HCSN}	CLK to CSN hold time	2000			ns
t _{SPIS,ASA}	CSN to MISO driven	0			ns
t _{SPIS,ASO}	CSN to MISO valid ^a			1000	ns
t _{SPIS,DISSO}	CSN to MISO disabled ^a			68	ns
t _{SPIS,CWH}	CSN inactive time	300			ns
t _{SPIS,VSO}	CLK edge to MISO valid			59	ns
t _{SPIS,HSO}	MISO hold time after CLK edge	20 ¹⁹			ns
t _{spis,susi}	MOSI to CLK edge setup time	19			ns
t _{SPIS,HSI}	CLK edge to MOSI hold time	18			ns


¹⁹ This is to ensure compatibility to SPI masters sampling MISO on the same edge as MOSI is output



¹⁷ High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

¹⁸ The actual maximum data rate depends on the master's CLK to MISO and MOSI setup and hold timings.

^a At 25pF load, including GPIO capacitance, see GPIO spec.






Figure 79: SPIS timing diagram




Figure 80: Common SPIM and SPIS timing diagram



6.15 SPU — System protection unit

SPU is the central point in the system to control access to memories, peripherals and other resources.

Listed here are the main features of the SPU:

- ARM TrustZone support, allowing definition of secure, non-secure and non-secure callable memory regions
- Extended ARMTrustZone, protecting memory regions and peripherals from non-CPU devices like EasyDMA transfer
- Pin access protection, preventing non-secure code and peripherals from accessing secure pin resources
- DPPI access protection, realized by preventing non-secure code and peripherals to publish from or subscribe to secured DPPI channels
- External domain access protection, controlling access rights from other MCUs

6.15.1 General concepts

SPU provides a register interface to control the various internal logic blocks that monitor access to memory-mapped slave devices (RAM, flash, peripherals, etc) and other resources (device pins, DPPI channels, etc).

For memory-mapped devices like RAM, flash and peripherals, the internal logic checks the address and attributes (e.g. read, write, execute, secure) of the incoming transfer to block it if necessary. Whether a secure resource can be accessed by a given master is defined:

For a CPU-type master

By the security state of the CPU and the security state reported by the SPU, for the address in the bus transfer

For a non-CPU master

By the security attribute of the master that initiates the transfer, defined by a SPU register

The Simplified view of the protection of RAM, flash and peripherals using SPU on page 257 shows a simplified view of the SPU registers controlling several internal modules.




Figure 81: Simplified view of the protection of RAM, flash and peripherals using SPU

The protection logic implements a read-as-zero/write-ignore (RAZ/WI) policy:



- A blocked read operation will always return a zero value on the bus, preventing information leak
- A write operation to a forbidden region or peripheral will be ignored

An error is reported through dedicated error signals. For security state violations from an M33 master this will be a SecureFault exception, for other violations this will be an SPU event. The SPU event can be configured to generate an interrupt towards the CPU.

Other resources like pins and DPPI channels are protected by comparing the security attributes of the protected resource with the security attribute of the peripheral that wants to access it. The SPU is the only place where those security attributes can be configured.

6.15.1.1 Special considerations for ARM TrustZone for Cortex-M enabled system

For a ARM TrustZone for Cortex-M enabled CPU, the SPU also controls custom logic.

Custom logic is shown as the implementation defined attribution unit (IDAU) in figure Simplified view of the protection of RAM, flash and peripherals using SPU on page 257. Full support is provided for:

- ARM TrustZone for Cortex-M related instructions, like test target (TT) for reporting the security attributes of a region
- Non-secure callable (NSC) regions, to implement secure entry points from non-secure code

The SPU provides the necessary registers to configure the security attributes for memory regions and peripherals. However, as a requirement to use the SPU, the secure attribution unit (SAU) needs to be disabled and all memory set as non-secure in the ARM core. This will allow the SPU to control the IDAU and set the security attribution of all addresses as originally intended.

6.15.2 Flash access control

The flash memory space is divided in regions, each of them with configurable permissions settings.

The flash memory space is divided into 32 regions of 32 KiB.

For each region, four different types of permissions can be configured:

Read

Allows data read access to the region. Note that code fetch from this region is not controlled by the read permission but by the execute permission described below.

Write

Allows write or page erase access to the region

Execute

Allows code fetch from this region, even if data read is disabled

Secure

Allows only bus accesses with the security attribute set to access the region

Permissions can be set independently. For example, it is possible to configure a flash region to be accessible only through secure transfer, being read-only (no write allowed) and non-executable (no code fetch allowed). For each region, permissions can be set and then locked by using the FLASHREGION[n].PERM.LOCK bit, to prevent subsequent modifications.

Note that the debugger is able to step through execute-protected memory regions.

The following figure shows the flash memory space and the divided regions:



Flash address space




Figure 82: Definition of the N=32 regions, each of 32 KiB, in the flash memory space

6.15.2.1 Non-secure callable (NSC) region definition in flash

The SPU provides support for the definition of non-secure callable (NSC) sub-regions to allow non-secure to secure function calls.

A non-secure callable sub-region can only exist within an existing secure region and its definition is done using two registers:

- FLASHNSC[n].REGION, used to select the secure region that will contain the NSC sub-region
- FLASHNSC[n].SIZE, used to define the size of the NSC sub-region within the secure region

The NSC sub-region will be defined from the highest address in that region, going downwards. Figure below illustrates the NSC sub-regions and the registers used for their definition:






Figure 83: Non-secure callable region definition in the flash memory space

The NSC sub-region will only be defined if:

- FLASHNSC[*i*].SIZE value is non zero
- FLASHNSC[*i*].REGION defines a secure region

If FLASHNSC[*i*].REGION and FLASHNSC[*j*].REGION have the same value, there is only one sub-region defined as NSC, with the size given by the maximum of FLASHNSC[*i*].SIZE and FLASHNSC[*j*].SIZE.

If FLASHNSC[*i*].REGION defines a non-secure region, then there is no non-secure callable region defined and the selected region stays non-secure.

6.15.2.2 Flash access error reporting

The SPU and the logic controlled by it will respond with a certain behavior once an access violation is detected.

The following will happen once the logic controlled by the SPU detects an access violation on one of the flash ports:

- The faulty transfer will be blocked
- In case of a read transfer, the bus will be driven to zero
- Feedback will be sent to the master through specific bus error signals, if this is supported by the master. Moreover, the SPU will receive an event that can optionally trigger an interrupt towards the CPU.
- SecureFault exception will be triggered if security violation is detected for access from Cortex-M33
- BusFault exception will be triggered when read/write/execute protection violation is detected for Cortex-M33
- FLASHACCERR event will be triggered if any access violations are detected for all master types except for Cortex-M33 security violation

The following table summarizes the SPU behavior based on the type of initiator and access violation:



Master type	Security violation	Read/Write/Execute protection violation
Cortex-M33	SecureFault exception	BusFault exception, FLASHACCERR event
EasyDMA	RAZ/WI, FLASHACCERR event	RAZ/WI, FLASHACCERR event
Other masters	RAZ/WI, FLASHACCERR event	RAZ/WI, FLASHACCERR event

Table 37: Error reporting for flash access errors

For a Cortex-M33 master, the SecureFault exception will take precedence over the BusFault exception if a security violation occurs simultaneously with another type of violation.

6.15.2.3 UICR and FICR protections

The user information configuration registers (UICR) and factory information configuration registers (FICR) are always considered as secure. FICR registers are read-only. UICR registers can be read and written by secure code only.

Writing new values to user information configuration registers must follow the procedure described in NVMC — Non-volatile memory controller on page 29. Code execution from FICR and UICR address spaces will always be reported as access violation, an exception to this rule applies during a debug session.

6.15.3 RAM access control

The RAM memory space is divided in regions, each of them with configurable permissions settings.

The RAM memory space is divided into 32 regions of 8 KiB.

For each region, four different types of permissions can be configured:

Read

Allows data read access to the region. Code fetch from this region is not controlled by the read permission but by the execute permission described below.

Write

Allows write access to the region

Execute

Allows code fetch from this region

Secure

Allows only bus accesses with the security attribute set to access the region

Permissions can be set independently. For example, it is possible to configure a RAM region to be accessible only through secure transfer, being read-only (no write allowed) and non-executable (no code fetch allowed). For each region, permissions can be set and then locked to prevent subsequent modifications by using the RAMREGION[n].PERM.LOCK bit.

The following figure shows the RAM memory space and the devided regions:






Figure 84: Definition of the N=32 regions, each of 8 KiB, in the RAM memory space

6.15.3.1 Non-secure callable (NSC) region definition in RAM

The SPU provides support for the definition of non-secure callable (NSC) sub-regions to allow non-secure to secure function calls.

A non-secure callable sub-region can only exist within an existing secure region and its definition is done using two registers:

- RAMNSC[n].REGION, used to select the secure region that will contain the NSC sub-region
- RAMNSC[n].SIZE, used to define the size of the NSC sub-region within the secure region

The NSC sub-region will be defined from the highest address in that region, going downwards. Figure below illustrates the NSC sub-regions and the registers used for their definition:






Figure 85: Non-secure callable region definition in the RAM memory space

The NSC sub-region will only be defined if:

- RAMNSC[*i*].SIZE value is non zero
- RAMNSC[*i*].REGION defines a secure region

If RAMNSC[*i*].REGION and RAMNSC[*j*].REGION have the same value, there is only one sub-region defined as NSC, with the size given by the maximum of RAMNSC[*i*].SIZE and RAMNSC[*j*].SIZE.

If RAMNSC[*i*].REGION defines a non-secure region, then there is no non-secure callable region defined and the selected region stays non-secure.

6.15.3.2 RAM access error reporting

The SPU and the logic controlled by it will respond with a certain behavior once an access violation is detected.

The following will happen once the logic controlled by the SPU detects an access violation on one of the RAM ports:

- The faulty transfer will be blocked
- In case of a read transfer, the bus will be driven to zero
- Feedback will be sent to the master through specific bus error signals, if this is supported by the master
- SecureFault exception will be triggered if security violation is detected for access from Cortex-M33
- BusFault exception will be triggered when read/write/execute protection violation is detected for Cortex-M33. The SPU will also generate an event that can optionally trigger an interrupt towards the CPU.
- RAMACCERR event will be triggered if any access violations are detected for all master types but for Cortex-M33 security violation

The following table summarizes the SPU behavior based on the type of initiator and access violation:



Master type	Security violation	Read/Write/Execute protection violation
Cortex-M33	SecureFault exception	BusFault exception, RAMACCERR event
EasyDMA	RAZ/WI, RAMACCERR event	RAZ/WI, RAMACCERR event
Other masters	RAZ/WI, RAMACCERR event	RAZ/WI, RAMACCERR event

Table 38: Error reporting for RAM access errors

For a Cortex-M33 master, the SecureFault exception will take precedence over the BusFault exception if a security violation occurs simultaneously with another type of violation.

6.15.4 Peripheral access control

Access controls are defined by the characteristics of the peripheral.

Peripherals can have their security attribute set as:

Always secure

For a peripheral related to system control

Always non-secure

For some general-purpose peripherals

Configurable

For general-purpose peripherals that may be configured for secure only access

The full list of peripherals and their corresponding security attributes can be found in Memory map on page 23. For each peripheral with ID *n*, PERIPHID[*n*]. PERM will show whether the security attribute for this peripheral is configurable or not.

If not hardcoded, the security attribute can configured using the PERIPHID[*id*].PERM.

At reset, all user-selectable and split security peripherals are set to be secure, with secure DMA where present.

Secure code can access both secure peripherals and non-secure peripherals.

The nRF9161 does not support runtime security configuration of peripherals. It is thus, advisable that all security settings on peripherals are set during boot time. Doing so will ensure the desired system security configuration is deployed simultaneously system-wide.

6.15.4.1 Peripherals with split security

Peripherals with split security are defined to handle use-cases when both secure and non-secure code needs to control the same resource.

When peripherals with split security have their security attribute set to non-secure, access to specific registers and bitfields within some registers is dependent on the security attribute of the bus transfer. For example, some registers will not be accessible for a non-secure transfer.

When peripherals with split security have their security attribute set to secure, then only secure transfers can access their registers.

See Instantiation on page 25 for an overview of split security peripherals. Respective peripheral chapters explain the specific security behavior of each peripheral.

6.15.4.2 Peripheral address mapping

Peripherals that have non-secure security mapping have their address starting with 0x4XXX_XXXX. Peripherals that have secure security mapping have their address starting with 0x5XXX_XXXX.



Peripherals with a user-selectable security mapping are available at an address starting with:

- 0x4XXX_XXXX, if the peripheral security attribute is set to non-secure
- 0x5XXX_XXXX, if the peripheral security attribute is set to secure

Note: Accesses to the 0x4XXX_XXXX address range from secure or non-secure code for a peripheral marked as secure will result in a bus-error.

Secure code accessing the 0x5XXX_XXXX address range of a peripheral marked as non-secure will also result in a bus-error.

Peripherals with a split security mapping are available at an address starting with:

- 0x4XXX_XXXX for non-secure access and 0x5XXX_XXXX for secure access, if the peripheral security attribute is set to non-secure
 - Secure registers in the 0x4XXX_XXXX range are not visible for secure or non-secure code, and an attempt to access such a register will result in write-ignore, read-as-zero behavior
 - Secure code can access both non-secure and secure registers in the 0x5XXX_XXXX range
- 0x5XXX_XXXX, if the peripheral security attribute is set to secure

Any attempt to access the 0x5000_0000-0x5FFF_FFFF address range from non-secure code will be ignored and generate a SecureFault exception.

The table below illustrates the address mapping for the three peripheral types, in all possible configurations

Security-features and configuration	Is mapped at 0x4XXX_XXXX?	Is mapped at 0x5XXX_XXXX?
Secure peripheral	No	Yes
Non-secure peripheral	Yes	No
Split-security peripheral, with attribute=secure	No	Yes
Split-security peripheral, with attribute=non-secure	Yes, restricted functionality	Yes

Table 39: Peripheral's address mapping in relation to its security-features and configuration

6.15.4.3 Special considerations for peripherals with DMA master

Peripherals containing a DMA master can be configured so the security attribute of the DMA transfers is different from the security attribute of the peripheral itself. This allows a secure peripheral to do non-secure data transfers to or from the system memories.

The following conditions must be met:

- The DMA field of PERIPHID[n].PERM.SECURITYMAPPING should read as "SeparateAttribute"
- The peripheral itself should be secure (PERIPHID[n].PERM.SECATTR == 1)

Then it is possible to select the security attribute of the DMA transfers using the field DMASEC (PERIPHID[n].PERM.DMASEC == Secure and PERIPHID[n].PERM.DMASEC == NonSecure) in PERIPHID[n].PERM.

6.15.4.4 Peripheral access error reporting

Peripherals send error reports once access violation is detected.

The following will happen if the logic controlled by the SPU detects an access violation on one of the peripherals:

- The faulty transfer will be blocked
- In case of a read transfer, the bus will be driven to zero



- Feedback is sent to the master through specific bus error signals, if this is supported by the master. If the master is a processor supporting ARM TrustZone for Cortex-M, a SecureFault exception will be generated for security related errors.
- The PERIPHACCERR event will be triggered

6.15.5 Pin access control

Access to device pins can be controlled by the SPU. A pin can be declared as secure so that only secure peripherals or secure code can access it. Pins declared as non-secure can be accessed by both secure and non-secure peripherals or code.

The security attribute of each pin can be individually configured in SPU's GPIOPORT[n].PERM register. When the secure attribute is set for a pin, only peripherals that have the secure attribute set will be able to read the value of the pin or change it.

Peripherals can select the pin(s) they need access to through their PSEL register(s). If a peripheral has its attribute set to non-secure, but one of its PSEL registers selects a pin with the attribute set to secure, the SPU controlled logic will ensure that the pin selection is not propagated. In addition, the pin value will always be read as zero, to prevent a non-secure peripheral from obtaining a value from a secure pin. Whereas access to other pins with attribute set as non-secure will not be blocked.

Pins can be assigned to other domains than the application domain by changing the MCUSEL value in the GPIO PIN_CNF[n] register. Domains that do not have a pin assigned to them can neither control that pin nor read its status. Any pin configuration set in a domain that doesn't have ownership of that pin will not take effect until the MCUSEL is updated to assign that pin to the domain. Within each domain, pin access is controlled by that domain's local security configuration and peripheral PSEL registers. This is illustrated in the following figure:

Note: The SPU setting will still count when the APP domain accesses its local GPIO peripheral, as local registers are still writable even though MCUSEL is set to a different domain. Any changes in the APP GPIO peripheral done to a GPIO controlled by another domain will not affect the GPIO pad until MCUSEL is changed to APP.




Figure 86: Pin access for domains other than the application domain

6.15.6 DPPI access control

Access to DPPI channels can be restricted. A channel can be declared as secure so that only secure peripherals can access it.



The security attribute of a DPPI channel is configured in DPPI[n].PERM (n=0..0) on page 274. When the secure attribute is set for a channel, only peripherals that have the secure attribute set will be able to publish events to this channel or subscribe to this channel to receive tasks.

The DPPI controller peripheral (DPPIC) is a split security peripheral, i.e., its security behavior depends on the security attributes of both the DPPIC and the accessing party. See Special considerations regarding the DPPIC configuration registers on page 267 for more information about the DPPIC security behavior.

If a non-secure peripheral wants to publish an event on a secure DPPI channel, the channel will ignore the event. If a non-secure peripheral subscribes to a secure DPPI channel, it will not receive any events from this channel. The following figure illustrates the principle of operation of the security logic for a subscribed channel:




Figure 87: Subscribed channel security concept

No error reporting mechanism is associated with the DPPI access control logic.

6.15.6.1 Special considerations regarding the DPPIC configuration registers

DPPI channels can be enabled, disabled and grouped through the DPPI controller (DPPIC). The DPPIC is a split-security peripheral, and handles both secure and non-secure accesses.

A non-secure peripheral access will only be able to configure and control DPPI channels defined as non-secure in SPU's DPPI[n].PERM register(s). A secure peripheral access can control all DPPI channels, independently of the configuration in the DPPI[n].PERM register(s).

The DPPIC allows the creation of group of channels to be able to enable or disable all channels within a group simultaneously. The security attribute of a group of channels (secure or non-secure) is defined as follows:

- If all channels (enabled or not) in the group are non-secure, then the group is considered non-secure
- If at least one of the channels (enabled or not) in the group is secure, then the group is considered secure

A non-secure access to a DPPIC register, or a bitfield controlling a channel marked as secure in DPPI[n].PERM register(s), will be ignored:

• Write accesses will have no effect



• Read will always return a zero value

No exceptions are thrown when a non-secure access targets a register or bitfield controlling a secure channel. For example, if the bit *i* is set in the DPPI[n].PERM register (declaring the DPPI channel *i* as secure), then:

- Non-secure write accesses to registers CHEN, CHENSET and CHENCLR will not be able to write to bit *i* of those registers
- Non-secure write accesses to registers TASK_CHG[*j*].EN and TASK_CHG[*j*].DIS will be ignored if the channel group *j* contains at least one channel defined as secure (it can be the channel *i* itself or any channel declared as secured)
- Non-secure read accesses to registers CHEN, CHENSET and CHENCLR will always read zero for the bit at position *i*

For the channel configuration registers (DPPIC.CHG[n]), access from non-secure code is only possible if the included channels are all non-secure, whether the channels are enabled or not. If a DPPIC.CHG[g] register included one or more secure channels, then the group gis considered as secure and only a secure transfer can read or write DPPIC.CHG[g]. A non-secure write will be ignored and a non-secure read will return zero.

The DPPIC can subscribe to secure or non-secure channels through SUBSCRIBE_CHG[n] registers in order to trigger task for enabling or disabling groups of channels. But an event from a non-secure channel will be ignored if the group subscribing to this channel is secure. An event from a secure channel can trigger both secure and non-secure tasks.

6.15.7 External domain access control

Other domains with their own CPUs can access peripherals, flash, and RAM memories. The SPU allows controlling accesses from those bus masters.

The external domains can access application MCU memories and peripherals. External domains are assigned security attributes as described in register EXTDOMAIN[n].PERM.

Domain	Capability register	Permission register
LTE modem	Modem is always a non-secure domain	Not applicable

Table 40: Register mapping for external domains

The figure below illustrates how the security control units are used to assign security attributes to transfers initiated by the external domains:






Figure 88: Access control from external domains

6.15.8 TrustZone for Cortex-M ID allocation

Flash and RAM regions, as well as non-secure and secure peripherals, are assigned unique TrustZone IDs.

Note: TrustZone ID should not be confounded with the peripheral ID used to identify peripherals.

The table below shows the TrustZone ID allocation:

Regions	TrustZone Cortex-M ID
Flash regions 031	031
RAM regions 015	6479
Non-secure peripherals	253
Secure peripherals	254

Table 41: TrustZone ID allocation



6.15.9 Registers

Instances

Instance	Base address	TrustZone			Split access	Description
		Мар	Att	DMA		
SPU	0x50003000	HF	S	NA	No	System Protection Unit

Register overview

Register	Offset	TZ	Description
EVENTS_RAMACCERR	0x100		A security violation has been detected for the RAM memory space
EVENTS_FLASHACCERR	0x104		A security violation has been detected for the flash memory space
EVENTS_PERIPHACCERR	0x108		A security violation has been detected on one or several peripherals
PUBLISH_RAMACCERR	0x180		Publish configuration for event RAMACCERR
PUBLISH_FLASHACCERR	0x184		Publish configuration for event FLASHACCERR
PUBLISH_PERIPHACCERR	0x188		Publish configuration for event PERIPHACCERR
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
CAP	0x400		Show implemented features for the current device
EXTDOMAIN[n].PERM	0x440		Access for bus access generated from the external domain n
			List capabilities of the external domain n
DPPI[n].PERM	0x480		Select between secure and non-secure attribute for the DPPI channels.
DPPI[n].LOCK	0x484		Prevent further modification of the corresponding PERM register
GPIOPORT[n].PERM	0x4C0		Select between secure and non-secure attribute for pins 0 to 31 of port n.
			This register is retained.
GPIOPORT[n].LOCK	0x4C4		Prevent further modification of the corresponding PERM register
FLASHNSC[n].REGION	0x500		Define which flash region can contain the non-secure callable (NSC) region n
FLASHNSC[n].SIZE	0x504		Define the size of the non-secure callable (NSC) region n
RAMNSC[n].REGION	0x540		Define which RAM region can contain the non-secure callable (NSC) region n
RAMNSC[n].SIZE	0x544		Define the size of the non-secure callable (NSC) region n
FLASHREGION[n].PERM	0x600		Access permissions for flash region n
RAMREGION[n].PERM	0x700		Access permissions for RAM region n
PERIPHID[n].PERM	0x800		List capabilities and access permissions for the peripheral with ID n

6.15.9.1 EVENTS_RAMACCERR

Address offset: 0x100

A security violation has been detected for the RAM memory space

Bit nu	mber			31 30	292	28 2	27 20	5 25	5 24	23	22 2	21 20	0 19	18	17	16	15	14	13 1	12 1	.1 1	09	8	7	6	5	4	3	2	1 (
ID																														,
Reset	0x000	00000		0 0	0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (
ID																														
А	RW	EVENTS_RAMACCER	R							A se	ecur	ity v	iola	tion	ha	s be	en	det	ecte	ed f	or t	he F	AM	l me	emo	ory s	spa	ce		
			NotGenerated	0						Eve	nt n	ot g	ene	rate	d															
			Generated	1						Eve	nt g	ene	rate	d																



6.15.9.2 EVENTS_FLASHACCERR

Address offset: 0x104

A security violation has been detected for the flash memory space

Bit nu	mber			31	30	29 :	28	27 2	26 2	25 :	24 :	23 2	22 2	21 2	20 1	.9 1	8 1	71	.6 1	5 1	.4 1	.3 1	.2 1	11	0 9	8	7	6	5	4	3	2	1 0
ID																																	А
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0 (0 (0	0	0	0	0 0) (0	0	0	0	0	0 (0 (0 0
ID												Des																					
А	RW	EVENTS_FLASHACCI	ERR								,	A se	ecur	ity	vio	atio	on I	nas	bee	en o	dete	ecto	ed f	or t	he f	lasł	n me	emo	ory s	pac	ce		
			NotGenerated	0							I	Eve	nt n	ot	gen	era	ted																
			Generated	1							I	Eve	nt g	ene	erat	ed																	

6.15.9.3 EVENTS_PERIPHACCERR

Address offset: 0x108

A security violation has been detected on one or several peripherals

Bit nu	Imber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_PERIPHACC	CERR		A security violation has been detected on one or several peripherals
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.15.9.4 PUBLISH_RAMACCERR

Address offset: 0x180

Publish configuration for event RAMACCERR

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event RAMACCERR will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.15.9.5 PUBLISH_FLASHACCERR

Address offset: 0x184

Publish configuration for event FLASHACCERR



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event FLASHACCERR will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.15.9.6 PUBLISH_PERIPHACCERR

Address offset: 0x188

Publish configuration for event PERIPHACCERR

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event PERIPHACCERR will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.15.9.7 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					C B A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	RAMACCERR			Enable or disable interrupt for event RAMACCERR
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	FLASHACCERR			Enable or disable interrupt for event FLASHACCERR
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	PERIPHACCERR			Enable or disable interrupt for event PERIPHACCERR
			Disabled	0	Disable
			Enabled	1	Enable

6.15.9.8 INTENSET

Address offset: 0x304

Enable interrupt



Bit n	umber			31 30 29 28 27 26 25 24	¹ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	RAMACCERR			Write '1' to enable interrupt for event RAMACCERR
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	FLASHACCERR			Write '1' to enable interrupt for event FLASHACCERR
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	PERIPHACCERR			Write '1' to enable interrupt for event PERIPHACCERR
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.15.9.9 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					СВА
Rese	t 0x000	00000		0 0 0 0 0 0 0	
ID					Description
A	RW	RAMACCERR			Write '1' to disable interrupt for event RAMACCERR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
В	RW	FLASHACCERR			Write '1' to disable interrupt for event FLASHACCERR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
С	RW	PERIPHACCERR			Write '1' to disable interrupt for event PERIPHACCERR
			Clear	1	Disable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.15.9.10 CAP

Address offset: 0x400

Show implemented features for the current device

Bit nu	mber			31 30 29 2	28 27 2	26 25	24 23	3 22 3	21 20) 19	18 1	.7 16	15 3	14 1	3 12	11	10 9	8	7	6	5 4	43	2	1 0
ID																								А
Reset	0x000	00001		0 0 0	0 0	0 0	0 0	0	0 0	0	0	0 0	0	0 0	0 0	0	0 0	0 0	0	0	0	0 0	0	0 1
ID																								
A	R	TZM					Sh	now A	ARM	Trus	tZon	e sta	tus											
			NotAvailable	0			AF	RM TI	rustZ	one	supp	oort r	not a	vaila	able									
			Enabled	1			AF	RM TI	rustZ	one	supp	oort i	s ava	ilab	le									



6.15.9.11 EXTDOMAIN[n].PERM (n=0..0)

Address offset: 0x440 + (n × 0x4)

Access for bus access generated from the external domain n

List capabilities of the external domain n

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					С В А А
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	R	SECUREMAPPING			Define configuration capabilities for TrustZone Cortex-M secure attribute
					Note: This does not affect DPPI in the external domain
			NonSecure	0	The bus access from this external domain always have the non-secure
					attribute set
			Secure	1	The bus access from this external domain always have the secure attribute
					set
			UserSelectable	2	Non-secure or secure attribute for bus access from this domain is defined by
					the EXTDOMAIN[n].PERM register
В	RW	SECATTR			Peripheral security mapping
					Note: This bit has effect only if
					EXTDOMAIN[n].PERM.SECUREMAPPING reads as UserSelectable
			NonSecure	0	Bus accesses from this domain have the non-secure attribute set
			Secure	1	Bus accesses from this domain have secure attribute set
С	RW	LOCK			
			Unlocked	0	This register can be updated
			Locked	1	The content of this register can't be changed until the next reset

6.15.9.12 DPPI[n].PERM (n=0..0)

Address offset: $0x480 + (n \times 0x8)$

Select between secure and non-secure attribute for the DPPI channels.

Bit nu	mber			31 30 29	28 27 2	6 25 2	24 23 3	22 21	20 1	19 18	3 17	16 1	.5 14	13	12 13	L 10	9	8	76	5	4	3	2	1 0
ID													ΡO	Ν	M L	Κ	J		НG	F	Е	D	С	ΒA
Reset	0x000	DFFFF		0 0 0	0 0	0 0	0 0	0 0	0	0 0	0	0	1 1	1	1 1	1	1	1	1 1	1	1	1	1	1 1
ID																								
A-P	RW	CHANNEL[i] (i=015))				Sele	ect se	cure	attri	bute	e.												
			Secure	1			Cha	nneli	has i	its se	ecure	e attr	ibut	e se	t									
			NonSecure	0			Cha	nneli	has i	its no	on-se	ecure	e att	ribut	e set									

6.15.9.13 DPPI[n].LOCK (n=0..0)

Address offset: 0x484 + (n × 0x8)

Prevent further modification of the corresponding PERM register



Bit nu	umber			31 30	29 2	28 27	26	25	24 2	3 2	2 21	1 20	19	18	17	16 1	.5 1	41	3 12	11	10	9 8	8	76	5	54	4 3	3 2	1	0
ID																														A
Reset	t 0x000	00000		0 0	0	0 0	0	0	0 (0 (0 0	0	0	0	0	0	0 (0 0	0	0	0	0 (o r	0 0) () 0) (0	0	0
ID																														
А	RW	LOCK																												
			Locked	1					D	PP	[n].	PER	M r	egis	ter	can'	t be	e ch	ange	ed u	ntil	next	t re	set						
			Unlocked	0					D	OPP	[n].	PER	M r	egis	ter	con	tent	t ca	n be	cha	nge	d								

6.15.9.14 GPIOPORT[n].PERM (n=0..0) (Retained)

Address offset: $0x4C0 + (n \times 0x8)$

Select between secure and non-secure attribute for pins 0 to 31 of port n.

This register is retained.

Bit nu	mber			31	. 30	29	28	27	26	25	24	23	22	21 2	0 1	9 18	8 17	7 16	15	14	13	12 1	.1 10	9 (8	7	6	5	4	3	2	1 0
ID				f	e	d	с	b	а	Ζ	Y	Х	W	VI	JI	ΓS	5 R	Q	Ρ	0	Ν	М	LΚ	J	T	н	G	F	E	D	С	ΒA
Reset	OxFFF	FFFF		1	1	1	1	1	1	1	1	1	1	1	1 1	ι 1	1	1	1	1	1	1	1 1	1	1	1	1	1	1	1	1	1 1
ID																																
A-f	RW	PIN[i] (i=031)										Sel	ect	secu	ire a	attri	ibut	e at	trib	oute	for	PIN	i.									
			Secure	1								Pin	i ha	as it:	s se	cure	e ati	tribu	ute	set												
			NonSecure	0								Pin	i ha	as its	s no	n-se	ecu	re a	ttril	oute	e set	t										

6.15.9.15 GPIOPORT[n].LOCK (n=0..0)

Address offset: 0x4C4 + (n × 0x8)

Prevent further modification of the corresponding PERM register

Bit nu	mber			31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	LOCK			
			Locked	1	GPIOPORT[n].PERM register can't be changed until next reset
			Unlocked	0	GPIOPORT[n].PERM register content can be changed

6.15.9.16 FLASHNSC[n].REGION (n=0..1)

Address offset: $0x500 + (n \times 0x8)$

Define which flash region can contain the non-secure callable (NSC) region n

Bit nu	mber			31 30) 29	28	27 2	26 2!	5 24	23	22 2	1 20) 19	18	17 :	16 1	51	4 13	12	11 1	LO 9	8	7	6	5	4	3	2	1
ID																						В				A	А	A	A
Reset	0x000	00000		0 0	0	0	0	0 0	0 0	0	0	0 0	0	0	0	0 () (0	0	0	0 0	0	0	0	0	0	0	0	0
ID																													
A-	RW	REGION								Reg	gion	num	ber																
В	RW	LOCK																											
			Unlocked	0						Thi	s reg	gister	r car	ı be	upo	date	d												
			Locked	1						The	e cor	ntent	of t	his	regi	ister	car	n't b	e ch	ang	ed ur	ntil 1	he i	าex	t res	set			

6.15.9.17 FLASHNSC[n].SIZE (n=0..1)

Address offset: 0x504 + (n × 0x8)



Bit n	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					в аааа
Rese	et 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	SIZE			Size of the non-secure callable (NSC) region n
			Disabled	0	The region n is not defined as a non-secure callable region. Normal security
					attributes (secure or non-secure) are enforced.
			32	1	The region n is defined as non-secure callable with a 32-byte size
			64	2	The region n is defined as non-secure callable with a 64-byte size
			128	3	The region n is defined as non-secure callable with a 128-byte size
			256	4	The region n is defined as non-secure callable with a 256-byte size
			512	5	The region n is defined as non-secure callable with a 512-byte size
			1024	6	The region n is defined as non-secure callable with a 1024-byte size
			2048	7	The region n is defined as non-secure callable with a 2048-byte size
			4096	8	The region n is defined as non-secure callable with a 4096-byte size
В	RW	LOCK			
			Unlocked	0	This register can be updated
			Locked	1	The content of this register can't be changed until the next reset

Define the size of the non-secure callable (NSC) region n

6.15.9.18 RAMNSC[n].REGION (n=0..1)

Address offset: $0x540 + (n \times 0x8)$

Define which RAM region can contain the non-secure callable (NSC) region n

Bit nu	mber			31 30 29	28 27 2	6 25 2	24 23	3 22 2	1 20	19 1	8 17	16 1	15 14	4 13	12 1	1 10	9	8	76	5	4	3	2	1 (
ID																		В			А	А	A	Α /
Reset	0x000	00000		0 0 0	0 0	0 0	0 0	0 0	0	0 (0 0	0	0 0	0	0	0 0	0	0	0 0	0	0	0	0 (0 (
ID																								
A-	RW	REGION					Re	egion r	numt	ber														
В	RW	LOCK																						
			Unlocked	0			T۲	nis reg	ister	can l	oe up	odate	ed											
			Locked	1			Th	ne con	tent	of th	is re	giste	r car	n't be	e cha	nged	l unti	l th	e ne	kt re	eset			

6.15.9.19 RAMNSC[n].SIZE (n=0..1)

Address offset: 0x544 + (n × 0x8)

Define the size of the non-secure callable (NSC) region n

Bit nu	ımber			31	30 29	28	3 27	26	25 2	4 2	23 22	2 21	. 20	19	18	17	16	15 :	14 1	13 1	2 11	L 10	9	8	7	6	5	4	3	2	1	0
ID																								В					A	A	A	А
Reset	: 0x000	00000		0	0 0	0	0	0	0 (D	0 0	0	0	0	0	0	0	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0
ID																																
A	RW	SIZE								S	Size o	of th	ne n	on-	secu	ure	call	abl	e (N	ISC)	regi	on I	n									Γ
			Disabled	0						٦	The r	egio	on n	ı is	not	def	ined	l as	a n	on-	secu	ire c	alla	ble	reg	gion	. No	orn	nals	sec	urit	ίy
										a	attrik	oute	s (s	ecu	ire o	r n	on-s	ecı	ure)	are	enf	orce	ed.									
			32	1						٦	The r	egio	on n	is	defi	nec	l as	nor	n-se	cure	e cal	labl	e w	ith a	a 32	2-by	te :	size	9			
			64	2						٦	The r	egio	on n	is	defi	nec	l as	nor	n-se	cure	e cal	labl	e w	ith a	a 64	1-by	te :	size	9			
			128	3						٦	The r	egio	on n	is	defi	nec	l as	nor	n-se	cure	e cal	labl	e w	ith a	a 12	28-b	oyte	e siz	ze			
			256	4						٦	The r	egio	on n	is	defi	nec	l as	nor	n-se	cure	e cal	labl	e w	ith a	a 25	56-k	oyte	e siz	ze			
			512	5						1	The r	egio	on n	ı is	defi	nec	l as	nor	n-se	cure	e cal	labl	e w	ith a	a 5:	12-k	oyte	e siz	ze			



Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			B A A A A
Reset 0x00000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
			Description
	1024	6	The region n is defined as non-secure callable with a 1024-byte size
	2048	7	The region n is defined as non-secure callable with a 2048-byte size
	4096	8	The region n is defined as non-secure callable with a 4096-byte size
B RW LOCK			
	Unlocked	0	This register can be updated
	Locked	1	The content of this register can't be changed until the next reset

6.15.9.20 FLASHREGION[n].PERM (n=0..31)

Address offset: $0x600 + (n \times 0x4)$

Access permissions for flash region n

Bit nu	mber			31 3	30 29	28	27 2	62	5 24	23	22	21 2	20 1	.9 1	8 17	' 16	15	14	13 :	12 1	111	09	8	7	6	5	4	3 2	2 1	0
ID																							E				D	(СВ	A
Reset	0x000	00017		0	0 0	0	0 0	0 0	0 (0	0	0	0 (0 0	0	0	0	0	0	0	0 0	0 0	0	0	0	0	1	0 1	L 1	1
A	RW	EXECUTE								Cor	nfig	ure	inst	ruct	tion	feto	h p	erm	issi	ons	fro	n fla	sh	regi	on	n				
			Enable	1						Allo	ow i	instı	uct	ion	fetc	hes	froi	n fl	ash	reg	ion	n								
			Disable	0						Blo	ck i	instr	ucti	ion	fetcl	hes	fror	n fla	ish	reg	ion	n								
В	RW	WRITE								Cor	nfig	ure	writ	te p	erm	issio	on f	or fl	ash	reg	ion	n								
			Enable	1						Allo	w	writ	e op	bera	tion	to	regi	on ı	۱											
			Disable	0						Blo	ck۱	write	e op	bera	tion	to i	egi	on r	ı											
С	RW	READ								Cor	nfig	ure	read	d pe	ermi	ssio	ns f	or f	ash	re	gion	n								
			Enable	1						Allo	sw	reac	l op	erat	ion	fror	n fla	ash	reg	ion	n									
			Disable	0						Blo	ck i	read	ор	erat	ion	fror	n fla	sh	regi	on	n									
D	RW	SECATTR								Sec	curi	ty at	trib	oute	for	flas	h re	gior	n n											
			Non_Secure	0						Flas	sh r	regio	n n	sec	urit	y at	trib	ute	is n	on-	secu	ire								
			Secure	1						Flas	sh r	regio	n n	sec	urit	y at	trib	ute	is se	ecu	re									
Е	RW	LOCK																												
			Unlocked	0						Thi	s re	egist	er c	an t	oe u	pda	ted													
			Locked	1						The	e co	ontei	nt o	f th	is re	gist	er c	an't	be	cha	inge	d ur	ntil 1	the	nex	t re	set			

6.15.9.21 RAMREGION[n].PERM (n=0..31)

Address offset: 0x700 + (n × 0x4)

Access permissions for RAM region n

Bit nu	ımber			31	1 30) 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																											Е				D		С	В	А
Reset	: 0x000	00017		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1
ID																																			
А	RW	EXECUTE										Cor	fig	ure	ins	tru	ictio	on f	feto	:h p	err	nis	sior	ns fr	rom	RA	M r	egio	on r	۱					
			Enable	1								Allo	wi	inst	ruc	tio	n fe	tch	nes	fro	m I	RAN	/l re	egio	n n										
			Disable	0								Blo	ck i	nst	ruc	tior	n fe	tch	nes	fro	m F	AN	1 re	gio	n n										
в	RW	WRITE										Cor	fig	ure	wr	ite	per	mi	ssio	on f	or	RAI	Иr	egic	on n										
			Enable	1								Allo	w	writ	te o	pe	rati	on	to	RAI	Иr	egi	on I	n											
			Disable	0								Blo	ck ۱	writ	e o	pei	rati	on	to	RAI	۸r	egio	on r	n											
С	RW	READ										Cor	fig	ure	rea	ad p	peri	mis	sio	ns	for	RAI	Иr	egio	on n										
			Enable	1								Allo	wı	read	d ol	per	atio	on f	froi	n R	AN	l re	gio	n n											



Bit n	umber		31 30 29 28 27	26 25 2	4 23 22	21 20) 19	18 1	7 16	5 15	14	13 1	2 11	10	9	87	6	5	4	3	2	1 0
ID																E			D		С	ΒA
Rese	t 0x00000017		0 0 0 0 0	0 0 0	0 0	0 0	0	0 (0 0	0	0	0 0	0 0	0	0	0 0	0	0	1	0	1	1 1
ID																						
		Disable	0		Block	read o	oper	ation	fror	n R	AM	regio	on n									
D	RW SECATTR				Secu	ity att	ribu	te foi	RAI	V re	egio	n n										
		Non_Secure	0		RAM	region	n se	ecuri	ty at	trib	ute	is no	n-se	cure								
		Secure	1		RAM	region	n se	ecuri	ty at	trib	ute	is se	cure									
Е	RW LOCK																					
		Unlocked	0		This I	egiste	r car	ו be ו	upda	ted												
		Locked	1		The o	ontent	t of t	this r	egist	er o	can't	be o	han	ged	unti	l the	ne>	t re	set			

6.15.9.22 PERIPHID[n].PERM (n=0..66)

Address offset: 0x800 + (n × 0x4)

List capabilities and access permissions for the peripheral with ID n

Note: Reset values are unique per peripheral instantiation. Please refer to the peripheral instantiation table. Entries not listed in the instantiation table are undefined.

Bit nu	mber			3	1 3	0 29	9 28	8 27	72	6 2!	5 24	42	23 2	22	21	20	19	18	17	71	61	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				F																									E			D	С	В	В	A	A
Reset	0x000	00012		0	0	0	0	0) (0	0) (0	0	0	0	0	0	0	() (D	0	0	0	0	0	0	0	0	0	0	1	0	0	1	C
A	R	SECUREMAPPING										C	Defi	ne	со	nfi	gur	atio	on	cap	oab	ilit	ies	foi	· Tru	ıst	Zon	e C	or	tex-	M	sec	ure	att	ribu	ute	
			NonSecure	0								Т	Гhis	pe	erip	he	ral	is a	lw	ays	s ac	ce	ssik	ole	as a	n	on-s	sec	ure	e pe	erip	her	al				
			Secure	1								Т	Гhis	pe	erip	he	ral	is a	lw	ays	s ac	ce	ssik	ole	as a	a se	cur	e p	ber	iph	era	I					
			UserSelectable	2								٩	Nor	-se	ecu	re (or s	seci	ure	at	trik	out	e fo	or t	his	pe	ripł	ier	al i	s de	efin	ed	by	the			
												P	PER	IPF	HID	[n].	.PE	RM	l re	gis	ster																
			Split	3								Т	Гhis	pe	erip	he	ral	im	ole	me	ents	s tl	ne s	pli	t se	cu	ity	me	ech	ani	sm	. No	on-s	ecu	re	or	
												S	secu	ıre	att	rib	ute	e fo	r tl	his	pe	rip	her	ali	s d	efii	ned	by	th	e P	ERI	PHI	D[r].PI	RN	Λ	
												r	egi	ste	er.																						
В	R	DMA										h	ndi	cat	te if	th	e p	oeri	ph	era	al h	as	DN	A	capa	abi	litie	s a	nd	if C	M	A tr	ans	fer	can	n be	÷
												а	assi	gne	ed 1	to a	a di	iffe	ren	it s	ecu	irit	y a	ttri	but	e t	han	th	e p	eri	phe	eral	its	elf			
			NoDMA	0								P	Peri	ph	era	l ha	as i	no l	DN	IA	сар	ab	ilit	/													
			NoSeparateAttribut	ite 1								P	Peri	ph	era	l ha	as I	DM	Aa	inc	1 DI	MA	\ tra	ans	fers	al	way	ıs h	nav	e tł	ne s	am	e s	ecu	rity		
												а	attr	ibu	ite	as a	ass	ign	ed	to	the	e p	erip	bhe	ral												
			SeparateAttribute	2								P	Peri	ph	era	l ha	as I	DM	Aa	nc	1 DI	MA	\ tra	ans	fers	Ca	n h	ave	e a	dif	fere	ent	sec	urit	y		
												а	attr	ibu	ite	tha	n t	he	on	e a	issi	gn	ed 1	o t	he	pe	riph	era	al								
С	RW	SECATTR										P	Peri	ph	era	l se	ecu	rity	m	ар	pin	g															
																		s bi																			
																	IDĮ	[n].l	PEI	۲M	I.SE	CL	JRE	MA	APP	INC	i re	ads	sas	5 US	ser	sele	ecta	ble	or		
														S	plit																						
			Secure	1								F	Peri	ph	era	l is	ma	app	ed	in	sec	cur	e p	eri	phe	ra	ad	dre	ss	spa	ce						
			NonSecure	0								lt	f SE	CL	JRE	MA	٩PF	PIN	G =	= l	Jse	rS	eleo	tal	ole:	Pe	ripł	ner	al i	s m	ар	pec	l in	nor	-se	cu	re
												p	beri	ph	era	la	ddr	ess	sp	ac	e.																
													4 6 6							- 9	nli	+• 1	Dori	nh	oral	ic	m -1	nn	he	in r	on	-00	cur	r	٩c	~~	

peripheral address space.

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				F	Е D С В В А А
Rese	t 0x000	00012		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
D	RW	DMASEC			Security attribution for the DMA transfer
			Secure	1	Note: This bit has effect only if PERIPHID[n].PERM.SECATTR is set to secure
					DMA transfers initiated by this peripheral have the secure attribute set
			NonSecure	0	DMA transfers initiated by this peripheral have the non-secure attribute set
Е	RW	LOCK			
			Unlocked	0	This register can be updated
			Locked	1	The content of this register can't be changed until the next reset
F	R	PRESENT			Indicate if a peripheral is present with ID n
			NotPresent	0	Peripheral is not present
			IsPresent	1	Peripheral is present

6.16 TIMER — Timer/counter

This peripheral is a general purpose timer designed to keep track of time in user-selective time intervals, it can operate in two modes: timer and counter.




Figure 89: Block schematic for timer/counter

The timer/counter runs on the high-frequency clock source (HFCLK) and includes a four-bit (1/2X) prescaler that can divide the timer input clock from the HFCLK controller. Clock source selection between PCLK16M and PCLK1M is automatic according to TIMER base frequency set by the prescaler. The TIMER base frequency is always given as 16 MHz divided by the prescaler value.

The PPI system allows a TIMER event to trigger a task of any other system peripheral of the device. The PPI system also enables the TIMER task/event features to generate periodic output and PWM signals to any GPIO. The number of input/outputs used at the same time is limited by the number of GPIOTE channels.

TIMER can operate in two modes: Timer mode and Counter mode. In both modes, TIMER is started by triggering the START task, and stopped by triggering the STOP task. After the timer is stopped the timer can resume timing/counting by triggering the START task again. When timing/counting is resumed, the timer will continue from the value it had prior to being stopped.



In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency f_{TIMER} as illustrated in Block schematic for timer/counter on page 279. The timer frequency is derived from PCLK16M as shown in the following example, using the values specified in the PRESCALER register.

```
f_{\text{TIMER}} = 16 \text{ MHz} / (2^{\text{PRESCALER}})
```

When $f_{TIMER} \le 1$ MHz, TIMER will use PCLK1M instead of PCLK16M for reduced power consumption.

In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, meaning the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in register BITMODE on page 286.

PRESCALER on page 287 and BITMODE on page 286 must only be updated when the timer is stopped. If these registers are updated while the timer is started, unpredictable behavior may occur.

When the timer is incremented beyond its maximum value, the Counter register will overflow and the timer will automatically start over from zero.

The Counter register can be cleared by triggering the CLEAR task. This will explicitly set the internal value to zero.

TIMER implements multiple capture/compare registers.

Independent of prescaler setting, the accuracy of TIMER is equivalent to one tick of the timer frequency f_{TIMER} as illustrated in Block schematic for timer/counter on page 279.

6.16.1 Capture

TIMER implements one capture task for every available capture/compare register.

Every time the CAPTURE[n] task is triggered, the Counter value is copied to the CC[n] register.

6.16.2 Compare

TIMER implements one COMPARE event for every available capture/compare register.

A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated.

BITMODE on page 286 specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

The COMPARE event can be configured to operate in one-shot mode by configuring the corresponding ONESHOTEN[n] register. COMPARE[n] event is generated the first time the Counter matches CC[n] after CC[n] has been written.

6.16.3 Task delays

After TIMER is started, the CLEAR, COUNT, and STOP tasks are guaranteed to take effect within one clock cycle of the PCLK16M.

6.16.4 Task priority



If the START task and the STOP task are triggered at the same time, meaning within the same period of PCLK16M, the STOP task will be prioritized.

If one or more of the CAPTURE tasks and the CLEAR task is triggered at the same time, that is, within the same period of PCLK16M, the CLEAR task will be prioritized. This means that the CC register for the relevant CAPTURE task will be set to 0.

6.16.5 Registers

Instances

Instance	Base address	TrustZone			Split access	Description
		Мар	Att	DMA		
TIMER0 : S	0x5000F000	LIC.	NS	NA	No	Timer 0
TIMER0 : NS	0x4000F000	US	INS	NA	NO	limer o
TIMER1 : S	0x50010000	US	NS	NA	No	Timer 1
TIMER1 : NS	0x40010000	03	INS	NA	INO	Timer 1
TIMER2 : S	0x50011000	LIC.	NC	NA	No	Timer 2
TIMER2 : NS	0x40011000	US	NS	NA	No	Timer 2

Register overview

Register	Offset	TZ	Description
TASKS_START	0x000		Start Timer
TASKS_STOP	0x004		Stop Timer
TASKS_COUNT	0x008		Increment Timer (Counter mode only)
TASKS_CLEAR	0x00C		Clear time
TASKS_SHUTDOWN	0x010		Shut down timer
			This register is deprecated.
TASKS_CAPTURE[n]	0x040		Capture Timer value to CC[n] register
SUBSCRIBE_START	0x080		Subscribe configuration for task START
SUBSCRIBE_STOP	0x084		Subscribe configuration for task STOP
SUBSCRIBE_COUNT	0x088		Subscribe configuration for task COUNT
SUBSCRIBE_CLEAR	0x08C		Subscribe configuration for task CLEAR
SUBSCRIBE_SHUTDOWN	0x090		Subscribe configuration for task SHUTDOWN
			This register is deprecated.
SUBSCRIBE_CAPTURE[n]	0x0C0		Subscribe configuration for task CAPTURE[n]
EVENTS_COMPARE[n]	0x140		Compare event on CC[n] match
PUBLISH_COMPARE[n]	0x1C0		Publish configuration for event COMPARE[n]
SHORTS	0x200		Shortcuts between local events and tasks
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
MODE	0x504		Timer mode selection
BITMODE	0x508		Configure the number of bits used by the TIMER
PRESCALER	0x510		Timer prescaler register
ONESHOTEN[n]	0x514		Enable one-shot operation for Capture/Compare channel n
CC[n]	0x540		Capture/Compare register n

6.16.5.1 TASKS_START

Address offset: 0x000

Start Timer

Bit nu	umber			31 30 29 28 27	26 25 24 23	3 22 21 20) 19 18	17 16	15 14	131	.2 11 1	.09	8	76	5	4	3	2	1 0
ID																			А
Rese	t 0x000	00000		0 0 0 0 0	0 0 0 0	000	0 0	0 0	0 0	0	0 0	0 0	0	0 0	0	0	0	0	0 0
ID																			
А	W	TASKS_START			St	art Timer													
			Trigger	1	Tr	igger task													

6.16.5.2 TASKS_STOP

Address offset: 0x004

Stop Timer

Bit nu	ımber			31 30 29 28 27	7 26 25 24 23 22 21 20 19	18 17 16 15 14 1	.3 12 11 10 9 8	765432	2 1 0
ID									А
Reset	0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	0 0 0
ID									
А	W	TASKS_STOP			Stop Timer				
			Trigger	1	Trigger task				

6.16.5.3 TASKS_COUNT

Address offset: 0x008

Increment Timer (Counter mode only)

Bit nu	umber			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_COUNT			Increment Timer (Counter mode only)
			Trigger	1	Trigger task

6.16.5.4 TASKS_CLEAR

Address offset: 0x00C

Clear time

Bit nu	ımber			31 30 29 28 27	e 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6543210
ID						А
Reset	: 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID						
А	W	TASKS_CLEAR			Clear time	
			Trigger	1	Trigger task	

6.16.5.5 TASKS_SHUTDOWN (Deprecated)

Address offset: 0x010

Shut down timer

This register is deprecated.



Bit nu	ımber			31	30 2	29 2	8 2	7 26	5 25	24	23	22 2	21 2	20 1	9 18	8 17	' 16	15	14	13	12 1	.1 1	09	8	7	6	5	4	3	2	1
ID																															
Reset	: 0x000	00000		0	0	0 (0 0	0 0	0	0	0	0	0 (0 0) 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0
A	W	TASKS_SHUTDOWN									Shu	ut do	own	n tim	ner																
											Thi	s fie	ld is	s de	pred	cate	ed.														
			Trigger	1							Trig	gger	tas	k																	

6.16.5.6 TASKS_CAPTURE[n] (n=0..5)

Address offset: 0x040 + (n × 0x4)

Capture Timer value to CC[n] register

Bit nu	Imber			31	30	29	28 :	27	26 2	25 2	24 2	32	22	1 20	D 1	9 18	3 17	16	15	14	13	12	11 1	0	9 8	87	6	5	4	3	2	1 0
ID																																А
Reset	0x000	00000		0	0	0	0	0	0	0	0 0) () () 0	0) 0	0	0	0	0	0	0	0	D	0 (0 0	0	0	0	0	0	0 0
ID																																
А	W	TASKS_CAPTURE									С	apt	ure	Tin	ner	val	ue t	o C	C[n]	re	gist	er										
			Trigger	1							Ti	rigg	ger	task																		

6.16.5.7 SUBSCRIBE_START

Address offset: 0x080

Subscribe configuration for task START

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task START will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.16.5.8 SUBSCRIBE_STOP

Address offset: 0x084

Subscribe configuration for task STOP

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.16.5.9 SUBSCRIBE_COUNT

Address offset: 0x088



Subscribe configuration for task COUNT

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task COUNT will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.16.5.10 SUBSCRIBE_CLEAR

Address offset: 0x08C

Subscribe configuration for task CLEAR

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task CLEAR will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.16.5.11 SUBSCRIBE_SHUTDOWN (Deprecated)

Address offset: 0x090

Subscribe configuration for task SHUTDOWN

This register is deprecated.

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task SHUTDOWN will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.16.5.12 SUBSCRIBE_CAPTURE[n] (n=0..5)

Address offset: 0x0C0 + (n × 0x4)

Subscribe configuration for task CAPTURE[n]



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
А	RW	CHIDX		[0255]	DPPI channel that task CAPTURE[n] will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.16.5.13 EVENTS_COMPARE[n] (n=0..5)

Address offset: $0x140 + (n \times 0x4)$

Compare event on CC[n] match

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EVENTS_COMPARE			Compare event on CC[n] match
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.16.5.14 PUBLISH_COMPARE[n] (n=0..5)

Address offset: 0x1C0 + (n × 0x4)

Publish configuration for event COMPARE[n]

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event COMPARE[n] will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.16.5.15 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	mber			31 3	30 29	28	27 2	6 2	5 24	23	3 22	21	20 1	19 :	18 1	7 1	5 15	5 14	13	12	11 1	.0	ə 8	37	6	5	4	3	2	1	С
ID																			L	К	J		+ (3		F	E	D	С	B	4
Reset	0x000	00000		0	0 0	0	0 (D (0 0	0	0	0	0	0	0 0) (0	0	0	0	0	0) (0 0	0	0	0	0	0	0	ð
ID																															
A-F	RW	COMPARE[i]_CLEAR	(i=05)							Sh	orto	ut k	oetw	vee	n ev	ent	CO	MP/	RE	[i] a	nd t	ask	CLE	AR							
			Disabled	0						Di	isabl	e sh	orto	cut																	
			Enabled	1						Er	nable	sh	ortc	ut																	
G-L	RW	COMPARE[i]_STOP (i	=05)							Sh	norto	ut k	oetw	vee	n ev	ent	CO	MP/	RE	[i] a	nd t	ask	STO	OP							
			Disabled	0						Di	isabl	e sh	orto	cut																	
			Enabled	1						Er	nable	sh	ortc	ut																	



6.16.5.16 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	mber			31 30	D 29	28 2	7 26	5 25	24	23	22 2	1 20	0 19	9 18	17	16	15	14	13 1	12 1	1 10	9	8	7	6	5	4	32	2 1	0
ID											I	FΕ	D	С	В	А														
Reset	0x0000	00000		0 0	0	0 (0 0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 0	0	0
ID																														
A-F	RW	COMPARE[i] (i=05)								Wri	te '1	l' to	ena	ble	inte	erru	pt '	for	evei	nt C	OMF	PARE	E[i]							
			Set	1						Ena	ble																			
			Disabled	0						Rea	d: D	isat	oled																	
			Enabled	1						Rea	d: E	nah	led																	

6.16.5.17 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		FEDCBA
Reset 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		
A-F RW COMPARE[i] (i=05)		Write '1' to disable interrupt for event COMPARE[i]
Clear	1	Disable
Disabled	0	Read: Disabled
Enabled	1	Read: Enabled

6.16.5.18 MODE

Timer mode selection

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	MODE			Timer mode
			Timer	0	Select Timer mode
			Counter	1	Select Counter mode
					This enumerator is deprecated.
			LowPowerCounter	2	Select Low Power Counter mode

6.16.5.19 BITMODE

Address offset: 0x508

Configure the number of bits used by the TIMER



Bit nu	umber			31 30 29 28 27 26	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A
Rese	t 0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	BITMODE			Timer bit width
			16Bit	0	16 bit timer bit width
			08Bit	1	8 bit timer bit width
			24Bit	2	24 bit timer bit width
			32Bit	3	32 bit timer bit width

6.16.5.20 PRESCALER

Address offset: 0x510

Timer prescaler register

Bit nu	Imber			31 3	0 29	28 2	7 26	25 2	4 2	3 22	21	20 1	9 18	17	16 1	5 14	13	12	11 1	.0 9	8	7	6	5	4	3	2	1 0
ID	set 0x0000004																									A	A	A A
Reset	set 0x0000004				0 0	0 0	0 0	0 () (0	0	0 0	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0	1	0 0
ID																												
А	RW	PRESCALER		[09]				Р	resca	aler	/alue	е															

6.16.5.21 ONESHOTEN[n] (n=0..5)

Address offset: $0x514 + (n \times 0x4)$

Enable one-shot operation for Capture/Compare channel n

Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	: 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ONESHOTEN			Enable one-shot operation
					Configures the corresponding compare-channel for one-shot operation
			Disable	0	Disable one-shot operation
					Compare event is generated every time the Counter matches CC[n]
			Enable	1	Enable one-shot operation
					Compare event is generated the first time the Counter matches CC[n] after
					CC[n] has been written

6.16.5.22 CC[n] (n=0..5)

Address offset: 0x540 + (n × 0x4) Capture/Compare register n

A RW CC		Capture/Compare value											
ID R/W Field		Description											
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											
ID	A A A A A A A A	A A A A A A A A A A A A A A A A A A A											
Bit number	31 30 29 28 27 26 25 2	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											

Only the number of bits indicated by BITMODE will be used by the TIMER.



6.17 TWIM — I^2C compatible two-wire interface master with EasyDMA

TWI master with EasyDMA (TWIM) is a two-wire half-duplex master which can communicate with multiple slave devices connected to the same bus.

Listed here are the main features for TWIM:

- I²C compatible
- Supported baud rates: 100, 250, 400 kbps
- Support for clock stretching (non I²C compliant)
- EasyDMA

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. TWIM is not compatible with CBUS.

The GPIOs used for each two-wire interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.




Figure 90: TWI master with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see the following figure. This TWIM is only able to operate as a single master on the TWI bus. Multi-master bus configuration is not supported.






Figure 91: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The SCK pulse following a stretched clock cycle may be shorter than specified by the I2C specification.

The TWI master is started by triggering the STARTTX or STARTRX tasks and stopped by triggering the STOP task. The TWI master will generate a STOPPED event when it has stopped following a STOP task.

After the TWI master is started, the STARTTX or STARTRX tasks should not be triggered again until the TWI master has issued a LASTRX, LASTTX, or STOPPED event.

The TWI master can be suspended using the SUSPEND task, this can be used when using the TWI master in a low priority interrupt context. When the TWIM enters suspend state, will automatically issue a SUSPENDED event while performing a continuous clock stretching until it is instructed to resume operation via a RESUME task. The TWI master cannot be stopped while it is suspended, thus the STOP task must be issued after the TWI master has been resumed.

Note: Any ongoing byte transfer will be allowed to complete before the suspend is enforced. A SUSPEND task has no effect unless the TWI master is actively involved in a transfer.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

6.17.1 Shared resources

The TWI master shares registers and other resources with other peripherals that have the same ID as the TWI master. Therefore, you must disable all peripherals that have the same ID as the TWI master before the TWI master can be configured and used.

Disabling a peripheral that has the same ID as the TWI master will not reset any of the registers that are shared with the TWI master. It is therefore important to configure all relevant registers explicitly to secure that the TWI master operates correctly.

The Instantiation table in Instantiation on page 25 shows which peripherals have the same ID as the TWI.

6.17.2 EasyDMA

The TWIM implements EasyDMA for accessing RAM without CPU involvement.

The TWIM peripheral implements the EasyDMA channels found in the following table.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 42: TWIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 43.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/ TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.



6.17.3 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/ WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes found in the transmit buffer located in RAM at the address specified in the TXD.PTR register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave.

A typical TWI master write sequence is shown in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect. This event can be used to synchronize the software.

The TWI master will generate a LASTTX event when it starts to transmit the last byte, this is shown in the following figure.




Figure 92: TWI master writing data to a slave

The TWI master is stopped by triggering the STOP task. This task should be triggered during the transmission of the last byte to secure that the TWI master will stop as fast as possible after sending the last byte. The shortcut between LASTTX and STOP can alternatively be used to accomplish this.

Note: The TWI master does not stop by itself when the entire RAM buffer has been sent, or when an error occurs. The STOP task must be issued, using a local or PPI shortcut, or in software as part of the error handler.

6.17.4 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After sending the ACK bit, the TWI slave will send data to the master using the clock generated by the master.



Data received will be stored in RAM at the address specified in the RXD.PTR register. The TWI master will generate an ACK after all but the last byte have been received from the slave. The TWI master will generate a NACK after the last byte received to indicate that the read sequence shall stop.

A typical TWI master read sequence is illustrated in The TWI master reading data from a slave on page 291. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.


A SUSPENDED event indicates that the SUSPEND task has taken effect. This event can be used to synchronize the software.

The TWI master will generate a LASTRX event when it is ready to receive the last byte, as shown in The TWI master reading data from a slave on page 291. If RXD.MAXCNT > 1, the LASTRX event is generated after sending the ACK of the previously received byte. If RXD.MAXCNT = 1, the LASTRX event is generated after receiving the ACK following the address and READ bit.

The TWI master is stopped by triggering the STOP task. This task must be triggered before the NACK bit is supposed to be transmitted. The STOP task can be triggered at any time during the reception of the last byte. It is recommended to use the shortcut between LASTRX and STOP to accomplish this.

The TWI master does not stop by itself when the RAM buffer is full, or when an error occurs. The STOP task must be issued, using a local or PPI shortcut, or in software as part of the error handler.

The TWI master cannot be stopped while suspended, so the STOP task must be issued after the TWI master has been resumed.





6.17.5 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave. This example uses shortcuts to perform the simplest type of repeated start sequence, i.e. one write followed by one read. The same approach can be used to perform a repeated start sequence where the sequence is read followed by write.

The following figure shows an example of a repeated start sequence where the TWI master writes two bytes followed by reading four bytes from the slave.







Figure 94: Master repeated start sequence

If a more complex repeated start sequence is needed, and the TWI firmware drive is serviced in a low priority interrupt, it may be necessary to use the SUSPEND task and SUSPENDED event to guarantee that the correct tasks are generated at the correct time. A double repeated start sequence using the SUSPEND task to secure safe operation in low priority interrupts is shown in the following figure.





6.17.6 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

When the STOP task is sent, the software shall wait until the STOPPED event is received as a response before disabling the peripheral through the ENABLE register. If the peripheral is already stopped, the STOP task is not required.

6.17.7 Master mode pin configuration

The SCL and SDA signals associated with the TWI master are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL, PSEL.SDA must only be configured when the TWI master is disabled.



To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	S0D1
SDA	As specified in PSEL.SDA	Input	Not applicable	S0D1

Table 43: GPIO configuration before enabling peripheral

6.17.8 Registers

Instances

Instance	Base address	TrustZone			Split access	Description
		Мар	Att	DMA		
TWIM0 : S	0x50008000	US	NS	SA	No	Two-wire interface master 0
TWIM0 : NS	0x40008000	03	NJ	JA	NO	
TWIM1 : S	0x50009000	US	NS	SA	No	Two-wire interface master 1
TWIM1 : NS	0x40009000	05	115	54	NO	Two with interface master 1
TWIM2 : S	0x5000A000	US	NS	SA	No	Two-wire interface master 2
TWIM2 : NS	0x4000A000	05	115	34	NO	two with interface master 2
TWIM3 : S	0x5000B000	US	NS	SA	No	Two-wire interface master 3
TWIM3 : NS	0x4000B000	US	NS	SA		we we include master 5

Register overview

Register	Offset	TZ	Description
TASKS_STARTRX	0x000		Start TWI receive sequence
TASKS_STARTTX	0x008		Start TWI transmit sequence
TASKS_STOP	0x014		Stop TWI transaction. Must be issued while the TWI master is not suspended.
TASKS_SUSPEND	0x01C		Suspend TWI transaction
TASKS_RESUME	0x020		Resume TWI transaction
SUBSCRIBE_STARTRX	0x080		Subscribe configuration for task STARTRX
SUBSCRIBE_STARTTX	0x088		Subscribe configuration for task STARTTX
SUBSCRIBE_STOP	0x094		Subscribe configuration for task STOP
SUBSCRIBE_SUSPEND	0x09C		Subscribe configuration for task SUSPEND
SUBSCRIBE_RESUME	0x0A0		Subscribe configuration for task RESUME
EVENTS_STOPPED	0x104		TWI stopped
EVENTS_ERROR	0x124		TWI error
EVENTS_SUSPENDED	0x148		SUSPEND task has been issued, TWI traffic is now suspended.
EVENTS_RXSTARTED	0x14C		Receive sequence started
EVENTS_TXSTARTED	0x150		Transmit sequence started
EVENTS_LASTRX	0x15C		Byte boundary, starting to receive the last byte
EVENTS_LASTTX	0x160		Byte boundary, starting to transmit the last byte
PUBLISH_STOPPED	0x184		Publish configuration for event STOPPED
PUBLISH_ERROR	0x1A4		Publish configuration for event ERROR
PUBLISH_SUSPENDED	0x1C8		Publish configuration for event SUSPENDED
PUBLISH_RXSTARTED	0x1CC		Publish configuration for event RXSTARTED



Register	Offset	TZ	Description
PUBLISH_TXSTARTED	0x1D0		Publish configuration for event TXSTARTED
PUBLISH_LASTRX	0x1DC		Publish configuration for event LASTRX
PUBLISH_LASTTX	0x1E0		Publish configuration for event LASTTX
SHORTS	0x200		Shortcuts between local events and tasks
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ERRORSRC	0x4C4		Error source
ENABLE	0x500		Enable TWIM
PSEL.SCL	0x508		Pin select for SCL signal
PSEL.SDA	0x50C		Pin select for SDA signal
FREQUENCY	0x524		TWI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534		Data pointer
RXD.MAXCNT	0x538		Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C		Number of bytes transferred in the last transaction
RXD.LIST	0x540		EasyDMA list type
TXD.PTR	0x544		Data pointer
TXD.MAXCNT	0x548		Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C		Number of bytes transferred in the last transaction
TXD.LIST	0x550		EasyDMA list type
ADDRESS	0x588		Address used in the TWI transfer

6.17.8.1 TASKS_STARTRX

Address offset: 0x000

Start TWI receive sequence

Bit nu	it number			31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	w	TASKS_STARTRX			Start TWI receive sequence
			Trigger	1	Trigger task

6.17.8.2 TASKS_STARTTX

Address offset: 0x008

Start TWI transmit sequence

Bit nu	umber			31	30	29	28 2	27 2	6 25	5 24	23	22	21	20	19 :	18 :	17 1	16 1	15 1	L4 :	13 1	2 1	.1 1) 9	8	7	6	5	4	3	2	1	0
ID																																	A
Reset	t 0x000	00000		0	0	0	0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	D (0 0	0	0	0	0	0	0	0	0	0	0
ID																																	
А	w	TASKS_STARTTX									Sta	rt T	w	trai	nsm	nit s	equ	ien	ce														
			Trigger	1							Tri	gge	r tas	k																			

6.17.8.3 TASKS_STOP

Address offset: 0x014

Stop TWI transaction. Must be issued while the TWI master is not suspended.



Bit nu	umber			31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	W	TASKS_STOP			Stop TWI transaction. Must be issued while the TWI master is not
					suspended.
			Trigger	1	Trigger task

6.17.8.4 TASKS_SUSPEND

Address offset: 0x01C

Suspend TWI transaction

Bit nu	it number				30	29 2	8 27	7 26	5 25	24	23	22	21 2	20 3	19 :	18 3	17 1	16 1	5 14	113	3 12	11	10	9	8	7	6	54	3	2	1 0	l
ID																														Д		
Reset	0x000	00000		0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0 0	0	0	0 0	
ID											Des																					
А	W	TASKS_SUSPEND									Sus	per	nd T	wı	tra	nsa	ctic	n														
			Trigger	1							Trig	gei	r tas	k																		

6.17.8.5 TASKS_RESUME

Address offset: 0x020

Resume TWI transaction

Bit nu	ımber			31 30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	0x000	00000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	w	TASKS_RESUME			Resume TWI transaction
			Trigger	1	Trigger task

6.17.8.6 SUBSCRIBE_STARTRX

Address offset: 0x080

Subscribe configuration for task STARTRX

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task STARTRX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.17.8.7 SUBSCRIBE_STARTTX

Address offset: 0x088

Subscribe configuration for task STARTTX



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task STARTTX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.17.8.8 SUBSCRIBE_STOP

Address offset: 0x094

Subscribe configuration for task STOP

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.17.8.9 SUBSCRIBE_SUSPEND

Address offset: 0x09C

Subscribe configuration for task SUSPEND

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task SUSPEND will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.17.8.10 SUBSCRIBE_RESUME

Address offset: 0x0A0

Subscribe configuration for task RESUME

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	RW	CHIDX		[0255]	DPPI channel that task RESUME will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription



6.17.8.11 EVENTS_STOPPED

Address offset: 0x104

TWI stopped

Bit nu	mber			31	30 29	28	3 27	26	25 2	24 2	3 22	2 21	. 20	19	18	17 1	16 1	5 14	113	12	11 1	0 9	8	7	6	5	4	3	2	1 0
ID																														А
Reset	0x000	00000		0	0 0	0	0	0	0	0 0) 0	0	0	0	0	0	0 0) 0	0	0	0) () 0	0	0	0	0	0	0	0 0
ID																														
А	RW	EVENTS_STOPPED								Т	WI	stop	ped	I																
			NotGenerated	0						E	ven	t no	t ge	ner	ateo	ł														
			Generated	1						E	ven	t ge	nera	ated	I															

6.17.8.12 EVENTS_ERROR

Address offset: 0x124

TWI error

Bit nu	ımber			31 3	30 29	28 2	27 2	6 25	5 24	23	22 2	21 2	0 19	9 18	17	16	15 :	14 :	13 1	2 11	L 10	9	8	7	6	5	4	3	2	1 0
ID																														А
Reset	: 0x000	00000		0	0 0	0	0 (0 0	0	0	0	0 0	0 0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0	0	0	0 0
ID																														
А	RW	EVENTS_ERROR								τw	'l eri	ror																		
			NotGenerated	0						Eve	ent n	not g	gene	rate	d															
			Generated	1						Eve	ent g	ene	rate	d																

6.17.8.13 EVENTS_SUSPENDED

Address offset: 0x148

SUSPEND task has been issued, TWI traffic is now suspended.

Bit nu	mber			31	30 29	28	27	26 2	25 2	24 2	3 2	2 2	1 20	0 19	9 18	3 17	16	5 15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
ID																																А
Reset	0x000	00000		0	0 0	0	0	0	0	0 (0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ID																																
А	RW	EVENTS_SUSPENDE	D							S	USF	PEN	D ta	sk	has	be	en i	ssu	ed,	ΤW	/I tr	affi	c is	no۱	N SL	uspe	end	ed.				
			NotGenerated	0						E	ven	it no	ot g	ene	erate	ed																
			Generated	1						E	ven	t ge	ener	rate	d																	

6.17.8.14 EVENTS_RXSTARTED

Address offset: 0x14C

Receive sequence started

Bit nu	mber			31 30 29 28	27 26 25	24 23	22 21 2	20 19	18 1	7 16	15 1	4 13	12 11	. 10	9	87	6	5	4	32	1	0
ID																						А
Reset	0x000	00000		0 0 0 0	0 0 0	0 0	0 0	0 0	0 (0 0	0 (0 0	0 0	0	0	0 0	0	0	0	0 0	0	0
ID																						
А	RW	EVENTS_RXSTARTED)			Red	ceive se	quen	nce st	arted	I											
			NotGenerated	0		Eve	nt not	gene	rated													
			Generated	1		Eve	ent gene	erate	d													



6.17.8.15 EVENTS_TXSTARTED

Address offset: 0x150

Transmit sequence started

Bit number	31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		А
Reset 0x0000000	0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW EVENTS_TXSTARTED		Transmit sequence started
NotGen	erated 0	Event not generated
Generat	ed 1	Event generated

6.17.8.16 EVENTS_LASTRX

Address offset: 0x15C

Byte boundary, starting to receive the last byte

Bit nu	mber		31 30 29 28 27 26 2	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				А
Reset	0x0000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А	RW EVENTS_	LASTRX		Byte boundary, starting to receive the last byte
		NotGenerated	0	Event not generated
		Generated	1	Event generated

6.17.8.17 EVENTS_LASTTX

Address offset: 0x160

Byte boundary, starting to transmit the last byte

Bit nu	mber			31 3	30 29	28	27 2	26 2	5 2	4 23	22	21 2	20 1	9 18	8 17	7 16	15	14	13	12	11 1	10 9	9 E	37	6	5	4	3	2	1
ID																														
Reset	0x000	00000		0	0 0	0	0	0 0) (0 0	0	0	0	0 0	0	0	0	0	0	0	0	0 (0 0	0 0	0	0	0	0	0	0
ID																														
А	RW	EVENTS_LASTTX								Ву	te b	oun	dar	y, sta	arti	ng t	o tr	ans	mit	the	las	t by	te							
			NotGenerated	0						Ev	ent	not	gen	erat	ed															
			Generated	1						Ev	ent	gene	erat	ed																

6.17.8.18 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event STOPPED



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event STOPPED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.17.8.19 PUBLISH_ERROR

Address offset: 0x1A4

Publish configuration for event ERROR

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event ERROR will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.17.8.20 PUBLISH_SUSPENDED

Address offset: 0x1C8

Publish configuration for event SUSPENDED

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event SUSPENDED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.17.8.21 PUBLISH_RXSTARTED

Address offset: 0x1CC

Publish configuration for event RXSTARTED

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event RXSTARTED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



6.17.8.22 PUBLISH_TXSTARTED

Address offset: 0x1D0

Publish configuration for event TXSTARTED

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event TXSTARTED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.17.8.23 PUBLISH_LASTRX

Address offset: 0x1DC

Publish configuration for event LASTRX

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[0255]	DPPI channel that event LASTRX will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.17.8.24 PUBLISH_LASTTX

Address offset: 0x1E0

Publish configuration for event LASTTX

Bit nu	umber			31 30 29 28	8 27 26	6 25 24	1 23 2	2 21 2	0 19	18 :	17 1	6 15	14	13 1	2 11	L 10	9	8	76	5 5	54	3	2	1	0
ID				В															A A	A	A	А	А	А	A
Reset	t 0x000	00000		0 0 0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0	0	0 0	0	0	0	0 0) (0	0	0	0	0
ID																									
А	RW	CHIDX		[0255]			DPPI	chanı	nel th	nat e	vent	LAS	ттх	will	pub	lish 1	to								
В	RW	EN																							
			Disabled	0			Disal	ole pu	blish	ing															
			Enabled	1			Enab	le put	olishi	ng															

6.17.8.25 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks



Bit n	umber			31 3	30 29	28	27 26	5 25 2	24 2	23 22	21	20	19 :	18 1	.7 1	16 1	51	4 1	3 12	11	10	9	8	76	5 5	5 4	3	2	1
ID																			F		D	С	В	A					
Rese	t 0x000	00000		0	0 0	0	0 0	0	0 0	0 0	0	0	0	0 0	0	0 0) () (0	0	0	0	0	0 0) () 0	0	0	0
А	RW	LASTTX_STARTRX							S	hort	cut l	betv	vee	en ev	/en	t LA	ST	гх а	nd t	ask	STA	RTR	х						
			Disabled	0					D	Disab	le sł	hort	cut																
			Enabled	1					E	nab	e sh	orto	ut																
В	RW	LASTTX_SUSPEND							S	hort	cut l	betv	vee	en ev	/en	t LA	STI	rx a	nd t	ask	SUS	PEN	ID						
			Disabled	0					D	Disab	le sł	hort	cut																
			Enabled	1					E	nab	e sh	orto	ut																
С	RW	LASTTX_STOP							S	hort	cut l	betv	vee	en ev	/en	t LA	STI	гх а	nd t	ask	STC	P							
			Disabled	0					D	Disab	le sł	hort	cut																
			Enabled	1					E	nab	e sh	orto	ut																
D	RW	LASTRX_STARTTX							S	hort	cut l	betv	vee	en ev	/en	t LA	STF	RX a	nd t	ask	STA	RTT	х						
			Disabled	0					D	Disab	le sł	hort	cut																
			Enabled	1					E	nab	e sh	orto	ut																
F	RW	LASTRX_STOP							S	hort	cut l	betv	vee	en ev	/en	t LA	STF	RX a	nd t	ask	STC	P							
			Disabled	0					D	Disab	le sł	hort	cut																
			Enabled	1					E	nab	e sh	orto	ut																

6.17.8.26 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	ımber			31	30 29	9 28	27 2	5 25 2	24.2	23 22 2	21 20) 19	18 1	17 1	16 1	5 14	113	12	11	10	9	8	76	5	4	3	2	1 (
ID									J			G									D							A
	: 0x000	00000		0	0 0	•	0.0			00				0			•	•	0	•		0	0 0	0	0	0		0 0
ID		Field	Value ID		lue		0.0						U	U	0 0			U	U	U	U		0 0	U		U	U	0
			value ID	Vd	lue					Descrip						,												
A	RW	STOPPED								Inable		sab	le in	terr	upt	for	eve	nt S	IOF	PEI	נ							
			Disabled	0						Disable																		
			Enabled	1					E	Inable																		
D	RW	ERROR							E	Inable	or di	sab	le in	terr	upt	for	eve	nt E	RRC	DR								
			Disabled	0					C	Disable	2																	
			Enabled	1					E	Enable																		
F	RW	SUSPENDED							E	Inable	or di	sab	le int	terr	upt	for	eve	nt <mark>S</mark>	USF	PEN	DED							
			Disabled	0					C	Disable	•																	
			Enabled	1					E	Inable																		
G	RW	RXSTARTED							E	Inable	or di	sab	le int	terr	upt	for	eve	nt F	XST	ART	ED							
			Disabled	0					C	Disable	2																	
			Enabled	1					E	Inable																		
н	RW	TXSTARTED							E	Inable	or di	sab	le int	terr	upt	for	eve	nt T	XST	ART	ED							
			Disabled	0					C	Disable	•																	
			Enabled	1					E	Enable																		
I	RW	LASTRX							E	Enable	or di	sab	le int	terr	upt	for	eve	nt L	AST	RX								
			Disabled	0						Disable					·													
			Enabled	1						Inable																		
1	RW	LASTTX		-						Enable		sah	le in	terr	unt	for	eve	nt I	Δςτ	тх								
J	11.00		Disabled	0						Disable		Jau	ie iili	cert	սրւ	101	eve		.~51	1								
			Enabled	1					E	Enable																		

6.17.8.27 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				J	I HGF D A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW	STOPPED			Write '1' to enable interrupt for event STOPPED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
D	RW	ERROR			Write '1' to enable interrupt for event ERROR
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
F	RW	SUSPENDED			Write '1' to enable interrupt for event SUSPENDED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
G	RW	RXSTARTED			Write '1' to enable interrupt for event RXSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
н	RW	TXSTARTED			Write '1' to enable interrupt for event TXSTARTED
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
I	RW	LASTRX			Write '1' to enable interrupt for event LASTRX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled
J	RW	LASTTX			Write '1' to enable interrupt for event LASTTX
			Set	1	Enable
			Disabled	0	Read: Disabled
			Enabled	1	Read: Enabled

6.17.8.28 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	umber		31 30 29 28 27 26	5 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				JIHGF DA
Rese	t 0x0000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А	RW STOPPED			Write '1' to disable interrupt for event STOPPED
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
D	RW ERROR			Write '1' to disable interrupt for event ERROR
		Clear	1	Disable
		Disabled	0	Read: Disabled
		Enabled	1	Read: Enabled
F	RW SUSPENDED			Write '1' to disable interrupt for event SUSPENDED



ID Reset ID	0x000										4 Z	3 2	21	20	10	10	τ/	10.	LJ.	14.	LJ .	12 1	T T(- U		× .	<u>۲</u>			÷ +	<u>ر</u>
	0x000									J	1	I		Н	G	F								D							А	
		00000		0) (0 0	0	0	0	0 0) (0 0	0	0	0	0	0	0	0	0	0	0 0) 0	0	0	0	0	0	0	0 0	0 0	C
			Clear	1	L						D	Disat	le																			
			Disabled	C)						R	Read	: Dis	abl	ed																	
			Enabled	1	L						R	Read	: En	able	ed																	
G	RW	RXSTARTED									W	Vrite	e '1'	to d	disa	ble	inte	erru	pt f	for e	eve	nt <mark>R</mark>	XST	ART	ED							
			Clear	1	L						D	Disat	le																			
			Disabled	C)						R	lead	: Dis	abl	ed																	
			Enabled	1	L						R	Read	: En	able	ed																	
н	RW	TXSTARTED									W	Vrite	e '1'	to d	disa	ble	inte	erru	pt f	for e	eve	nt T	XST/	ART	ED							
			Clear	1	L						D	Disab	le																			
			Disabled	C)						R	Read	: Dis	abl	ed																	
			Enabled	1	L						R	lead	: En	able	ed																	
I	RW	LASTRX									W	Vrite	e '1'	to d	disa	ble	inte	erru	pt f	fore	eve	nt L	ASTI	RX								
			Clear	1	L						D	Disat	le																			
			Disabled	C)						R	Read	: Dis	abl	ed																	
			Enabled	1	L						R	Read	: En	able	ed																	
J	RW	LASTTX									W	Vrite	e '1'	to d	disa	ble	inte	erru	pt f	for e	eve	nt L	AST	ТΧ								
			Clear	1	L						D	Disat	le																			
			Disabled	C)						R	Read	: Dis	abl	ed																	
			Enabled	1	L						R	Read	: En	able	ed																	

6.17.8.29 ERRORSRC

Address offset: 0x4C4

Error source

Bit nu	umber		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
			11 30 13 10 17 10 13 1	
ID				СВА
Reset	t 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А	RW OVERRUN			Overrun error
	W1C			A new byte was received before previous byte got transferred into RXD buffer. (Previous data is lost)
		NotReceived	0	Error did not occur
		Received	1	Error occurred
В	RW ANACK W1C			NACK received after sending the address (write '1' to clear)
		NotReceived	0	Error did not occur
		Received	1	Error occurred
С	RW DNACK W1C			NACK received after sending a data byte (write '1' to clear)
		NotReceived	0	Error did not occur
		Received	1	Error occurred

6.17.8.30 ENABLE

Address offset: 0x500

Enable TWIM



Bit number		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A
Reset 0x0000000		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field			
A RW ENABLE			Enable or disable TWIM
	Disabled	0	Disable TWIM
	Enabled		Enable TWIM

6.17.8.31 PSEL.SCL

Address offset: 0x508

Pin select for SCL signal

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A
Reset	t OxFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.17.8.32 PSEL.SDA

Address offset: 0x50C

Pin select for SDA signal

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A
Reset	OxFFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.17.8.33 FREQUENCY

Address offset: 0x524

TWI frequency. Accuracy depends on the HFCLK source selected.

Bit nu	mber			31	. 30	29	28	27	26	25	24	23	22 2	21 2	20 1	.9 1	81	71	61	51	4 1	31	2 11	. 10	9	8	7	6	5	4	3	2	1	0
ID				А	А	А	A	А	A	А	А	A	A	A /	Α,	4 /	4 A	A	A	. 4	AA	A	A	А	А	А	А	A	A	A	A	A	A	A
Reset	0x0400	00000		0	0	0	0	0	1	0	0	0	0	0 (0 (0 () () () (0) () () 0	0	0	0	0	0	0	0	0	0	0	0
ID												Des																						
А	RW	FREQUENCY										тw	l ma	iste	r cl	ock	fre	que	ncy	'														
			K100	0x	019	800	00					100	kbp	os																				
			K250	0x	040	000	00					250	kbp	os																				



6.17.8.34 RXD

RXD EasyDMA channel

6.17.8.34.1 RXD.PTR

Address offset: 0x534

Data pointer

Bit n	umber		31	30 2	29 28	8 27	7 26	5 25	24	23	22	21 2	20 1	19 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ID			А	A	ΑA	A	A	А	А	А	A	A .	A	A A	A	A	А	А	A	А	А	А	A	A	А	A	А	A	А	A	A .
Rese	t 0x00	000000	0	0	0 0	0	0	0	0	0	0	0	0	0 0) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID																															
A	RW	PTR								Dat	a p	oint	er																		
										See	th	e me	emo	ory (cha	pter	for	det	tails	s ab	out	wh	ich	me	emo	orie	s ar	e a	vail	abl	e fo

EasyDMA.

6.17.8.34.2 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

A	RW	MAXCNT	[10x1FFF]	Maximum number of bytes in receive buffer
ID				
Reset	t 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit nu	umber		31 30 29 28 27 26 25 2	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.17.8.34.3 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit n	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A A A A A A A A A A A A
Rese	t 0x00	000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
А	R	AMOUNT	[10x1FFF]	Number of bytes transferred in the last transaction. In case of NACK error,
				includes the NACK'ed byte.

6.17.8.34.4 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit nu	umber			31 30) 29 2	28 27	26 25	24 2	23 2	2 21	20	19 1	8 17	' 16	15 1	4 1	3 12	11 1	10 9	8	7	6	5	4	3	2	1 0
ID																											A A
Reset	t 0x000	00000		0 0	0	0 0	0 0	0	0 0	0 0	0	0 0	0 0	0	0 (0 0	0	0	0 0	0	0	0	0	0	0	0	0 0
ID																											
А	RW	LIST						L	_ist t	ype																	
			Disabled	0				0	Disal	ble E	asyD	DMA	list														
			ArrayList	1				ι	Jse	array	list																



6.17.8.35 TXD

TXD EasyDMA channel

6.17.8.35.1 TXD.PTR

Address offset: 0x544

Data pointer

Bit nu	umber		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11 :	10	9	8	7	6	5	4	3	2	1	D
ID			А	А	А	А	А	А	А	А	A	А	А	А	A	А	А	А	А	А	А	А	A	A	A	A	А	A	А	А	А	A	А	4
Rese	t 0x00	000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
ID																																		
A	RW	PTR									Da	ta j	poir	nter																				
											Se	e tł	ne r	nen	nor	y cł	apt	ter	for	det	ails	abo	out	wh	ich	me	emo	orie	es ai	re a	ivai	abl	le fc	r

EasyDMA.

6.17.8.35.2 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

A	RW	MAXCNT	[10x1FFF]	Maximum number of bytes in transmit buffer
ID				
Reset	t 0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit nu	umber		31 30 29 28 27 26 25 2	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.17.8.35.3 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit n	umber		31 30 29 28 27 26 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ID				А А А А А А А А А А А А А А А А А А А
Rese	t 0x000	00000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				
А	R	AMOUNT	[10x1FFF]	Number of bytes transferred in the last transaction. In case of NACK error,
				includes the NACK'ed byte.

6.17.8.35.4 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit n	umber			31 30 2	9 28 2	27 26 2	25 24	4 23	22 21	. 20	19 18	3 17	16 15	5 14	13 1	2 11	10	98	7	6	5	4	32	1	0
ID																								A	A
Rese	t 0x000	00000		0 0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0 0	0 0	0	0 0	0	0	0	0	0 0	0	0
ID																									
А	RW	LIST						List	type																
			Disabled	0				Dis	able E	lasyl	DMA	list													
			ArrayList	1				Use	array	y list															



6.17.8.36 ADDRESS

Address offset: 0x588

Address used in the TWI transfer

Bit number 31 30 29 28 27 26 25 24 23 21 1 <th1< th=""> 1 <th1< th=""></th1<></th1<>	A RW ADDRESS		Addre	ess used	in the T	TWI tr	ansfe	er									
ID A A A A A A A A A	ID R/W Field																
	Reset 0x0000000	0 0 0 0 0	0000	000	000	0 0	0 0	0 (0 0	0 0	0	0	0	0 0	0	0	0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ID												A	A A	A	А	A A
	Bit number	31 30 29 28 27 26	5 25 24 23 22	21 20 1	9 18 1	7 16 1	.5 14	13 1	2 11	10 9	8	7	6	54	- 3	2	1 0

6.17.9 Electrical specification

6.17.9.1 TWIM interface electrical specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIM,SCL}	Bit rates for TWIM ²⁰	100		400	kbps
t _{TWIM,START}	Time from STARTRX/STARTTX task to transmission started		1.615		μs

6.17.9.2 Two Wire Interface Master (TWIM) timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
t _{twim,su_dat}	Data setup time before positive edge on SCL – all modes	300			ns
t _{TWIM,HD_DAT}	Data hold time after negative edge on SCL – 100, 250 and 400 kbps	500			ns
t _{TWIM,HD_STA} ,100kbps	TWIM master hold time for START and repeated START condition, 100 kbps	10000			ns
t _{TWIM,HD_STA,250kbps}	TWIM master hold time for START and repeated START condition, 250 kbps	4000			ns
t _{TWIM,HD_STA,400kbps}	TWIM master hold time for START and repeated START condition, 400 kbps	2500			ns
t _{TWIM} ,SU_STO,100kbps	TWIM master setup time from SCL high to STOP condition, 100 kbps	5000			ns
t _{TWIM} ,SU_STO,250kbps	TWIM master setup time from SCL high to STOP condition, 250 kbps	2000			ns
t _{TWIM} ,SU_STO,400kbps	TWIM master setup time from SCL high to STOP condition, 400 kbps	1250			ns
t _{TWIM,BUF,100kbps}	TWIM master bus free time between STOP and START conditions, 100 kbps	5800			ns
t _{TWIM,BUF,250kbps}	TWIM master bus free time between STOP and START conditions, 250 kbps	2700			ns
t _{TWIM,BUF,400kbps}	TWIM master bus free time between STOP and START conditions, 400 kbps	2100			ns




Figure 96: TWIM timing diagram, 1 byte transaction

²⁰ High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO — General purpose input/output on page 97 for more details.



6.17.10 Pullup resistor




Figure 97: Recommended TWIM pullup value vs. line capacitance

- The I2C specification allows a line capacitance of 400 pF at most.
- The value of internal pullup resistor (R_{PU}) for nRF9161 can be found in GPIO General purpose input/ output on page 97.

6.18 TWIS — I^2C compatible two-wire interface slave with EasyDMA

TWI slave with EasyDMA (TWIS) is compatible with I^2C operating at 100 kHz and 400 kHz. The TWI transmitter and receiver implement EasyDMA.




Figure 98: TWI slave with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see the following figure. TWIS is only able to operate with a single master on the TWI bus.






Figure 99: A typical TWI setup comprising one master and three slaves

The following figure shows the TWI slave state machine.




Figure 100: TWI slave state machine

The following table contains descriptions of the symbols used in the state machine.



Symbol	Туре	Description
ENABLE	Register	The TWI slave has been enabled via the ENABLE register.
PREPARETX	Task	The TASKS_PREPARETX task has been triggered.
STOP	Task	The TASKS_STOP task has been triggered.
PREPARERX	Task	The TASKS_PREPARERX task has been triggered.
STOPPED	Event	The EVENTS_STOPPED event was generated.
RXSTARTED	Event	The EVENTS_RXSTARTED event was generated.
TXSTARTED	Event	The EVENTS_TXSTARTED event was generated.
TX prepared	Internal	Internal flag indicating that a TASKS_PREPARETX task has been triggered. This flag is not visible to the
		user.
RX prepared	Internal	Internal flag indicating that a TASKS_PREPARERX task has been triggered. This flag is not visible to the
		user.
Unprepare TX	Internal	Clears the internal 'TX prepared' flag until next TASKS_PREPARETX task.
Unprepare RX	Internal	Clears the internal 'RX prepared' flag until next TASKS_PREPARERX task.
Stop condition	TWI protocol	A TWI stop condition was detected.
Restart condition	TWI protocol	A TWI restart condition was detected.

Table 44: TWI slave state machine symbols

The TWI slave can perform clock stretching, with the premise that the master is able to support it.

The TWI slave operates in a low power mode while waiting for a TWI master to initiate a transfer. As long as the TWI slave is not addressed, it will remain in this low power mode.

To secure correct behavior of the TWI slave, PSEL.SCL, PSEL.SDA, CONFIG, and the ADDRESS[n] registers must be configured prior to enabling the TWI slave through the ENABLE register. Similarly, changing these settings must be performed while the TWI slave is disabled. Failing to do so may result in unpredictable behavior.

6.18.1 Shared resources

The TWI slave shares registers and other resources with other peripherals that have the same ID as the TWI slave.

Therefore, you must disable all peripherals that have the same ID as the TWI slave before the TWI slave can be configured and used. Disabling a peripheral that has the same ID as the TWI slave will not reset any of the registers that are shared with the TWI slave. It is therefore important to configure all relevant registers explicitly to secure that the TWI slave operates correctly.

The Instantiation table in Instantiation on page 25 shows which peripherals have the same ID as the TWI slave.

6.18.2 EasyDMA

The TWIS implements EasyDMA for accessing RAM without CPU involvement.

The following table shows the Easy DMA channels that the TWIS peripheral implements.

Channel	Туре	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 45: TWIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see EasyDMA on page 43.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.



6.18.3 TWI slave responding to a read command

Before the TWI slave can respond to a read command, the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled, the TWI slave will be in its IDLE state.

A read command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the TWI slave.

The TWI slave can listen for up to two addresses at the same time. This is configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the read command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a READ event when it acknowledges the read command.

The TWI slave can only detect a read command from the IDLE state.

The TWI slave will set an internal 'TX prepared' flag when the PREPARETX task is triggered.

When the read command is received, the TWI slave will enter the TX state if the internal 'TX prepared' flag is set.

If the internal 'TX prepared' flag is not set when the read command is received, the TWI slave will stretch the master's clock until the PREPARETX task is triggered and the internal 'TX prepared' flag is set.

The TWI slave will generate the TXSTARTED event and clear the 'TX prepared' flag ('unprepare TX') when it enters the TX state. In this state the TWI slave will send the data bytes found in the transmit buffer to the master using the master's clock.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the TX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the 'TX prepared' flag ('unprepare TX') and go back to the IDLE state when it has stopped.

The transmit buffer is located in RAM at the address specified in the TXD.PTR register. The TWI slave will only be able to send TXD.MAXCNT bytes from the transmit buffer for each transaction. If the TWI master forces the slave to send more than TXD.MAXCNT bytes, the slave will send the byte specified in the ORC register to the master instead. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see TXD.PTR etc., are latched when the TXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the 'TX prepared' flag and go back to the IDLE state when it has stopped, see also Terminating an ongoing TWI transaction on page 314.

Each byte sent from the slave will be followed by an ACK/NACK bit sent from the master. The TWI master will generate a NACK following the last byte that it wants to receive to tell the slave to release the bus so that the TWI master can generate the stop condition. The TXD.AMOUNT register can be queried after a transaction to see how many bytes were sent.

A typical TWI slave read command response is shown in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.






Figure 101: The TWI slave responding to a read command

6.18.4 TWI slave responding to a write command

Before the TWI slave can respond to a write command, the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled, the TWI slave will be in its IDLE state.

A write command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the slave.

The TWI slave can listen for up to two addresses at the same time. This is configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the write command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a WRITE event if it acknowledges the write command.

The TWI slave can only detect a write command from the IDLE state.

The TWI slave will set an internal 'RX prepared' flag when the PREPARERX task is triggered.

When the write command is received, the TWI slave will enter the RX state if the internal 'RX prepared' flag is set.

If the internal 'RX prepared' flag is not set when the write command is received, the TWI slave will stretch the master's clock until the PREPARERX task is triggered and the internal 'RX prepared' flag is set.

The TWI slave will generate the RXSTARTED event and clear the internal 'RX prepared' flag ('unprepare RX') when it enters the RX state. In this state, the TWI slave will be able to receive the bytes sent by the TWI master.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the RX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the internal 'RX prepared' flag ('unprepare RX') and go back to the IDLE state when it has stopped.

The receive buffer is located in RAM at the address specified in the RXD.PTR register. The TWI slave will only be able to receive as many bytes as specified in the RXD.MAXCNT register. If the TWI master tries to send more bytes to the slave than it can receive, the extra bytes are discarded and NACKed by the slave. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see RXD.PTR etc., are latched when the RXSTARTED event is generated.



The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the internal 'RX prepared' flag and go back to the IDLE state when it has stopped, see also Terminating an ongoing TWI transaction on page 314.

The TWI slave will generate an ACK after every byte received from the master. The RXD.AMOUNT register can be queried after a transaction to see how many bytes were received.

A typical TWI slave write command response is show in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.




Figure 102: The TWI slave responding to a write command

6.18.5 Master repeated start sequence

An example of a repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave.

This is illustrated in the following figure.

In this example, the receiver does not know what the master wants to read in advance. This information is in the first two received bytes of the write in the repeated start sequence. To guarantee that the CPU is able to process the received data before the TWI slave starts to reply to the read command, the SUSPEND task is triggered via a shortcut from the READ event generated when the read command is received. When the CPU has processed the incoming data and prepared the correct data response, the CPU will resume the transaction by triggering the RESUME task.




Figure 103: Repeated start sequence



6.18.6 Terminating an ongoing TWI transaction

In some situations, e.g. if the external TWI master is not responding correctly, it may be required to terminate an ongoing transaction.

This can be achieved by triggering the STOP task. In this situation, a STOPPED event will be generated when the TWI has stopped independent of whether or not a STOP condition has been generated on the TWI bus. The TWI slave will release the bus when it has stopped and go back to its IDLE state.

6.18.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

6.18.8 Slave mode pin configuration

The SCL and SDA signals associated with the TWI slave are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI slave is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN_CNF[n] register. PSEL.SCL and PSEL.SDA must only be configured when the TWI slave is disabled.

To secure correct signal levels on the pins used by the TWI slave when the system is in OFF mode, and when the TWI slave is disabled, these pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI slave signal	TWI slave pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	SOD1
SDA	As specified in PSEL.SDA	Input	Not applicable	SOD1

Table 46: GPIO configuration before enabling peripheral

6.18.9 Registers

Instances

Instance	Base address	TrustZone			Split access	Description
		Мар	Att	DMA		
TWIS0 : S	0x50008000	US	NS	SA	No	Two-wire interface slave 0
TWISO : NS	0x40008000	03	113	ЗА	NO	Two-wite interface slave 0
TWIS1 : S	0x50009000	US	NS	SA	No	Two-wire interface slave 1
TWIS1 : NS	0x40009000	03	IN3	ЗА	NO	Two-wite interface slave 1
TWIS2 : S	0x5000A000	US	NS	SA	No	Two-wire interface slave 2
TWIS2 : NS	0x4000A000	03	113	ЗА	NO	1w0-wite interface slave 2
TWIS3 : S	0x5000B000	US	NS	SA	No	Two-wire interface slave 3
TWIS3 : NS	0x4000B000	03	113	JA	NO	Two-wire interface slave 5



Register overview

Register	Offset	TZ	Description
TASKS_STOP	0x014		Stop TWI transaction
TASKS_SUSPEND	0x01C		Suspend TWI transaction
TASKS_RESUME	0x020		Resume TWI transaction
TASKS_PREPARERX	0x030		Prepare the TWI slave to respond to a write command
TASKS_PREPARETX	0x034		Prepare the TWI slave to respond to a read command
SUBSCRIBE_STOP	0x094		Subscribe configuration for task STOP
SUBSCRIBE_SUSPEND	0x09C		Subscribe configuration for task SUSPEND
SUBSCRIBE_RESUME	0x0A0		Subscribe configuration for task RESUME
SUBSCRIBE_PREPARERX	0x0B0		Subscribe configuration for task PREPARERX
SUBSCRIBE_PREPARETX	0x0B4		Subscribe configuration for task PREPARETX
EVENTS_STOPPED	0x104		TWI stopped
EVENTS_ERROR	0x124		TWI error
EVENTS_RXSTARTED	0x14C		Receive sequence started
EVENTS_TXSTARTED	0x150		Transmit sequence started
EVENTS_WRITE	0x164		Write command received
EVENTS_READ	0x168		Read command received
PUBLISH_STOPPED	0x184		Publish configuration for event STOPPED
PUBLISH_ERROR	0x1A4		Publish configuration for event ERROR
PUBLISH_RXSTARTED	0x1CC		Publish configuration for event RXSTARTED
PUBLISH_TXSTARTED	0x1D0		Publish configuration for event TXSTARTED
PUBLISH_WRITE	0x1E4		Publish configuration for event WRITE
PUBLISH_READ	0x1E8		Publish configuration for event READ
SHORTS	0x200		Shortcuts between local events and tasks
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ERRORSRC	0x4D0		Error source
MATCH	0x4D4		Status register indicating which address had a match
ENABLE	0x500		Enable TWIS
PSEL.SCL	0x508		Pin select for SCL signal
PSEL.SDA	0x50C		Pin select for SDA signal
RXD.PTR	0x534		RXD Data pointer
RXD.MAXCNT	0x538		Maximum number of bytes in RXD buffer
RXD.AMOUNT	0x53C		Number of bytes transferred in the last RXD transaction
RXD.LIST	0x540		EasyDMA list type
TXD.PTR	0x544		TXD Data pointer
TXD.MAXCNT	0x548		Maximum number of bytes in TXD buffer
TXD.AMOUNT	0x54C		Number of bytes transferred in the last TXD transaction
TXD.LIST	0x550		EasyDMA list type
ADDRESS[n]	0x588		TWI slave address n
CONFIG	0x594		Configuration register for the address match mechanism
ORC	0x5C0		Over-read character. Character sent out in case of an over-read of the transmit buffer.

6.18.9.1 TASKS_STOP

Address offset: 0x014

Stop TWI transaction



Bit nu	umber			31 30 29 28 27	26 25 24 2	3 22 21 2	0 19 18	3 17 1	6 15 1	4 13	12 11	. 10	98	7	6	54	4 3	2	1	0
ID																				А
Reset	t 0x000	00000		0 0 0 0 0	0 0 0	0 0 0	0 0 0	0 0	0 0	0 0	0 0	0	0 0	0	0) (0	0	0	0
ID																				
А	w	TASKS_STOP			ç	top TWI t	ransacti	ion												
			Trigger	1	٦	rigger tas	¢													

6.18.9.2 TASKS_SUSPEND

Address offset: 0x01C

Suspend TWI transaction

Bit nu	ımber			31 30 29 2	28 27 2	6 25 2	24 23	22 21	20 2	19 18	8 17 1	16 15	5 14	13 12	2 11 3	10 9	8	7	6	54	3	2	1 0
ID																							А
Reset	: 0x000	00000		0 0 0	000	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0 0	0 0	0	0	0 0	0	0	0 0
ID																							
A	w	TASKS_SUSPEND					Sus	pend	TWI	trans	sactio	on											
			Trigger	1			Trig	ger ta	ısk														

6.18.9.3 TASKS_RESUME

Address offset: 0x020

Resume TWI transaction

Bit nu	umber			31	30	29	28 2	27 2	6 2	5 24	4 23	3 22	2 21	. 20	19	18	17	16	15	14 :	13 1	21	1 10	9	8	7	6	5	4	3	2	1 0
ID																																А
Reset	t 0x000	00000		0	0	0	0	0 (0 0	0) 0	0	0	0	0	0	0	0	0	0	0 () () 0	0	0	0	0	0	0	0	0	0 0
ID																																
А	w	TASKS_RESUME									Re	esu	me	тw	l tra	ansa	actio	on														
			Trigger	1							Tr	igg	er ta	ask																		

6.18.9.4 TASKS_PREPARERX

Address offset: 0x030

Prepare the TWI slave to respond to a write command

Bit nu	ımber			31	30 2	9 2	8 27	7 26	5 25	24	23	22	21 2	20 1	19 1	81	71	6 1	5 14	4 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	A
Reset	0x000	00000		0	0	0 0	0 0	0	0	0	0	0	0 (0	0 0) () () (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID											Des																						
А	w	TASKS_PREPARERX									Pre	par	e th	e T	WIs	slav	e to	o re	spo	nd	to a	wr	ite d	com	nma	nd							
			Trigger	1							Trig	ger	tas	k																			

6.18.9.5 TASKS_PREPARETX

Address offset: 0x034

Prepare the TWI slave to respond to a read command



А	W	TASKS_PREPARETX	Trigger										the ask	TW	sla	ve	to re	espo	onc	l to a	a rea	ad c	omi	mar	ıd						
ID	R/W	Field	Value ID	Valu	ıe					D	esci	ript	ion																		
Reset	0x000	00000		0	0 0	0	0	0	0 (0 0) 0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	D	0 () () 0	0	0
ID																															А
Bit nu	mber			31 3	30 29	28	27	26 2	25 2	24 2	3 22	2 2	1 20	19	18	17	16 1	15 1	14 1	3 1	2 11	10	9	8	7	5	5 4	13	2	1	0

6.18.9.6 SUBSCRIBE_STOP

Address offset: 0x094

Subscribe configuration for task STOP

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task STOP will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.18.9.7 SUBSCRIBE_SUSPEND

Address offset: 0x09C

Subscribe configuration for task SUSPEND

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task SUSPEND will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.18.9.8 SUBSCRIBE_RESUME

Address offset: 0x0A0

Subscribe configuration for task RESUME

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task RESUME will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled		Enable subscription

6.18.9.9 SUBSCRIBE_PREPARERX

Address offset: 0x0B0



Subscribe configuration for task PREPARERX

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task PREPARERX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.18.9.10 SUBSCRIBE_PREPARETX

Address offset: 0x0B4

Subscribe configuration for task PREPARETX

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task PREPARETX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.18.9.11 EVENTS_STOPPED

Address offset: 0x104

TWI stopped

Bit nu	mber			31 3	30 29	28	27	26	25	24 :	23 2	22 2	21 2	0 19	9 18	3 17	16	15	14 :	13 1	21	1 10	9	8	7	6	5	4	32	1	0
ID																															А
Reset	0x000	00000		0	0 0	0	0	0	0	0	0	0	0 (0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0
ID											Des																				
А	RW	EVENTS_STOPPED									TWI	sto	oppe	ed																	
			NotGenerated	0						I	Evei	nt n	iot g	gene	erate	ed															
			Generated	1						I	Evei	nt g	ene	rate	d																

6.18.9.12 EVENTS_ERROR

Address offset: 0x124

TWI error

Bit nu	Imber			31 3	30 29	28	27	26 2	25 24	4 23	22	21 2	20 1	9 18	3 17	16	15	14	13 1	2 11	. 10	9	8	7	6	5	4	3 2	2 1	LO
ID																														А
Reset	0x000	00000		0	0 0	0	0	0	0 0	0	0	0	0 0	0 (0	0	0	0	0 () 0	0	0	0	0	0	0	0	0 0) () 0
ID																														
А	RW	EVENTS_ERROR								τv	VI ei	rror																		
			NotGenerated	0						Ev	ent	not	gene	erat	ed															
			Generated	1						Ev	ent	gene	erate	ed																



6.18.9.13 EVENTS_RXSTARTED

Address offset: 0x14C

Receive sequence started

Bit number	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A RW EVENTS_RXSTARTED		Receive sequence started
NotGenerated	0	Event not generated
Generated	1	Event generated

6.18.9.14 EVENTS_TXSTARTED

Address offset: 0x150

Transmit sequence started

Bit nu	mber			31 3	30 29	28	27 2	6 2	5 24	23	22 2	21 20	0 19	18	17	16 1	.5 1	4 13	12	11 1	09	8	7	6	5	4	32	1	0
ID																													А
Reset	0x000	00000		0	0 0	0	0	0 0) 0	0	0	0 0	0	0	0	0	0 0	0	0	0 () (0	0	0	0	0	0 0	0	0
ID	R/W	Field	Value ID	Valu	le					De	scrip	otion																	
А	RW	EVENTS_TXSTARTED								Tra	nsm	it se	que	nce	stai	rted													
			NotGenerated	0						Eve	ent r	not g	enei	rate	d														
			Generated	1						Eve	ent g	ener	rate	d															

6.18.9.15 EVENTS_WRITE

Address offset: 0x164

Write command received

Bit nu	mber			31 30	29 2	8 27	26	25	24 2	3 22	2 21	20 3	19 18	8 17	16	15 1	L4 1	3 12	11	10	9	8 .	7 6	5	4	3	2	1 0
ID																												А
Reset	Reset 0x00000000		0 0	0 (0 0	0	0	0 0	0 0	0	0	0 0	0	0	0	0 (0 0	0	0	0	0 () (0	0	0	0	0 0	
ID																												
Α	RW	EVENTS_WRITE					۷	Write command received																				
			NotGenerated	0			E	Event not generated																				
			Generated	1					E	vent	t gen	nerat	ted															

6.18.9.16 EVENTS_READ

Address offset: 0x168

Read command received

Bit nu	Imber			31 30 29	28 27	26 25	24 23	22 2	21 20	19 1	.8 17	16 1	.5 14	13	12 11	. 10	9 8	87	6	5	4	3 2	1	0
ID																								А
Reset 0x00000000			000	0 0	0 0	0 0	0 (0 0	0 (0 0	0	0 0	0	0 0	0	0 (0 0	0	0	0	0 0	0	0	
ID																								
А	RW	EVENTS_READ						Read command received																
			NotGenerated	0			Eve	Event not generated																
			Generated	1			Eve	ent g	enera	ated														



6.18.9.17 PUBLISH_STOPPED

Address offset: 0x184

Publish configuration for event STOPPED

Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event STOPPED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.18.9.18 PUBLISH_ERROR

Address offset: 0x1A4

Publish configuration for event ERROR

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[0255]	DPPI channel that event ERROR will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.18.9.19 PUBLISH_RXSTARTED

Address offset: 0x1CC

Publish configuration for event RXSTARTED

Bit nu	Imber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event RXSTARTED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.18.9.20 PUBLISH_TXSTARTED

Address offset: 0x1D0

Publish configuration for event TXSTARTED



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event TXSTARTED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.18.9.21 PUBLISH_WRITE

Address offset: 0x1E4

Publish configuration for event WRITE

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 1	l9 18 1	L7 16	15 14	4 13 1	2 11 10	9	8 7	6	5	4	3	2	1 0
ID				В								A	A	A	А	А	A	A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0	00	0 0	0 0	0 (0 0 0	0	0 0	0	0	0	0	0	0 0
ID																		
А	RW	CLUDY		[0, 255]														
~	L AA	CHIDX		[0255]	DPPI channel 1	that ev	vent \	WRITE	will p	ublish	to							
В	RW	EN		[0255]	DPPI channel i	that ev	vent	WRITE	will p	ublish	to							
			Disabled	0	Disable publis		vent \	WRITE	i will p	ublish	to							

6.18.9.22 PUBLISH_READ

Address offset: 0x1E8

Publish configuration for event READ

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	RW	CHIDX		[0255]	DPPI channel that event READ will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.18.9.23 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	mber			31	30 2	29 2	8 27	7 26	25 2	42	23 22	2 22	1 20	19	18	17	16	15	14	13	12	11	10	9	8	76	<u>5</u>	5 4	4	3 3	2	1 0
ID																			В	A												
Reset	0x000	00000		0	0	0 0	0 0	0	0 () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0)	0	0	0 (0	0 0
ID																																
А	RW	WRITE_SUSPEND								S	Shor	cut	t bet	we	en e	eve	nt V	VRI	ITE	and	d tas	k S	USF	PEN	D							
			Disabled	0						C	Disab	le s	shor	tcu	t																	
			Enabled	1						E	Enab	le s	hor	tcut	t																	
В	RW	READ_SUSPEND								S	Short	cut	t bet	we	en e	eve	nt F	REA	Da	nd	tasł	SL	JSPI	END)							
			Disabled	0						C	Disab	le s	shor	tcu	t																	
			Enabled	1						E	Enab	le s	hor	tcut	t																	



6.18.9.24 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	mber			31	30	29 2	8 2	7 26	25	24	23	3 22 2	1 20	0 19	9 18	17	16	15 1	14 1	.3 1	12 1	11	09	8	7	6	5	4	3 2	2 1	1 0
ID								Н	G				F	E									В							A	4
Reset	0x000	00000		0	0	0 0	0 0	0 0	0	0	0	0 (0 0) 0	0	0	0	0	0 (D	0 0) (0 0	0	0	0	0	0 (0 0	0	0 0
ID																															
А	RW	STOPPED									En	able	or d	lisat	ole ir	nter	rup	t fo	r ev	ent	STC	OPP	ED								
			Disabled	0							Di	sable																			
			Enabled	1							En	able																			
В	RW	ERROR									En	able	or d	lisat	ole ir	nter	rup	t fo	r ev	ent	ERF	ROF	R								
			Disabled	0							Di	sable																			
			Enabled	1							En	able																			
E	RW	RXSTARTED									En	able	or d	lisat	ole ir	nter	rup	t fo	r ev	ent	RXS	STA	RTE	D							
			Disabled	0							Di	sable																			
			Enabled	1								able																			
F	RW	TXSTARTED										able	or d	lisat	ole ir	nter	rup	t fo	r ev	ent	TXS	STA	RTE	C							
			Disabled	0							Di	sable																			
			Enabled	1							En	able																			
G	RW	WRITE									En	able	or d	lisat	ole ir	nter	rup	t fo	r ev	ent	WF	RITE									
			Disabled	0							Di	sable																			
			Enabled	1							En	able																			
н	RW	READ									En	able	or d	lisat	ole ir	nter	rup	t fo	r ev	ent	RE/	٩D									
			Disabled	0							Di	sable																			
			Enabled	1							En	able																			

6.18.9.25 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	mber			31	30	29 2	8 27	7 26	25	24	23	22	21 2	20 1	19 1	8 1	71	6 15	5 14	13	12	11 1	.0 9	8	7	6	5	4	3	2 1	0
ID								Н	G					FΙ	E								E	5						Д	
Reset	0x000	00000		0	0	0 0	0 0	0	0	0	0	0	0	0 (0 0	0) (0	0	0	0	0	0 0	0	0	0	0	0	0 (0	0
ID																															
А	RW	STOPPED									Wr	rite '	1' to	o en	nabl	e in	ter	rupt	for	· ev	ent	бтоі	PPE)							
			Set	1							En	able																			
			Disabled	0							Re	ad: [Disa	ble	d																
			Enabled	1							Re	ad: E	nat	blec	ł																
В	RW	ERROR									Wr	rite '	1' to	o en	nabl	e in	ter	rupt	for	. ev	ent	ERR	OR								
			Set	1							En	able																			
			Disabled	0							Re	ad: [Disa	ble	d																
			Enabled	1							Re	ad: E	Inat	blec	ł																
E	RW	RXSTARTED									Wr	rite '	1' to	o en	nabl	e in	ter	rupt	for	. ev	ent	RXST	ART	ED							
			Set	1							En	able																			
			Disabled	0							Re	ad: [Disa	ble	d																
			Enabled	1							Re	ad: E	Inat	blec	ł																
F	RW	TXSTARTED									Wr	rite '	1' to	o en	nabl	e in	ter	rupt	for	. ev	ent	rxst	ART	ED							
			Set	1							En	able																			
			Disabled	0							Re	ad: [Disa	ble	d																
			Enabled	1							Re	ad: E	Inat	blec	ł																



Bit nu	mber			31 30 29 28 2	27 26 25 24	4 23 22 21 2	0 19 18	8 17 16	15 14	13 1	2 11 10	9	8	76	5	4	32	1	0
ID					ΗG	I	FΕ					В						А	
Reset	0x000	00000		0 0 0 0	0000	0 0 0 0	000	0 0	0 0	0 0	0 0 0	0	0	0 0	0	0	0 0	0	0
ID																			
G	RW	WRITE				Write '1' to	enable	interr	upt fo	r even	t WRITI	E							
			Set	1		Enable													
			Disabled	0		Read: Disal	bled												
			Enabled	1		Read: Enab	oled												
н	RW	READ				Write '1' to	enable	interr	upt fo	r even	t READ								
			Set	1		Enable													
			Disabled	0		Read: Disal	bled												
			Enabled	1		Read: Enab	oled												

6.18.9.26 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	ımber			31 3	0 29	28	27 2	6 25	5 24	23	22	21 2	01	.9 1	8 1	7 16	5 15	14	13	12	11	10	9	87	76	5	4	3	2	1 (
ID							ŀ	ΗG				F	: 6	E									В							A
Reset	0x000	00000		0 (0 0	0	0 0	0 0	0	0	0	0 () (0 () (0	0	0	0	0	0	0	0	0 0	0 0	0	0	0	0	0 (
A	RW	STOPPED								W	rite '	1' to	dis	sab	le in	iteri	upt	for	eve	ent S	STO	PPE	D							
			Clear	1						Dis	sable	9																		
			Disabled	0						Re	ad:	Disal	oleo	d																
			Enabled	1						Re	ad: I	Enab	led	ł																
В	RW	ERROR								W	rite '	1' to	dis	sab	le in	iteri	upt	for	eve	ent I	ERR	OR								
			Clear	1						Dis	sable	5																		
			Disabled	0						Re	ad:	Disal	oleo	d																
			Enabled	1						Re	ad: I	Enab	led	ł																
E	RW	RXSTARTED								W	rite '	1' to	dis	sab	le in	teri	upt	for	eve	ent I	RXS	TAR	TEC)						
			Clear	1						Dis	sable	9																		
			Disabled	0						Re	ad:	Disal	oleo	d																
			Enabled	1						Re	ad:	Enab	led	ł																
F	RW	TXSTARTED								Wı	rite '	1' to	dis	sab	le in	iteri	upt	for	eve	ent	ГХS	TAR	TEC)						
			Clear	1						Dis	sable	5																		
			Disabled	0						Re	ad: I	Disal	oleo	d																
			Enabled	1						Re	ad: I	Enab	led	ł																
G	RW	WRITE								Wi	rite '	1' to	dis	sab	le in	iteri	upt	for	eve	ent	WR	ITE								
			Clear	1						Dis	sable	9																		
			Disabled	0						Re	ad: I	Disal	oleo	d																
			Enabled	1						Re	ad:	Enab	led	ł																
Н	RW	READ								W	rite '	1' to	dis	sab	le in	iteri	upt	for	eve	ent	REA	D								
			Clear	1						Dis	sable	9																		
			Disabled	0						Re	ad:	Disal	oleo	d																
			Enabled	1						Re	ad: I	Enab	led	ł																

6.18.9.27 ERRORSRC

Address offset: 0x4D0

Error source



Bit nu	umber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				С В А
Rese	t 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW OVERFLOW			RX buffer overflow detected, and prevented
	W1C			
		NotDetected	0	Error did not occur
		Detected	1	Error occurred
В	RW DNACK			NACK sent after receiving a data byte
	W1C			
		NotReceived	0	Error did not occur
		Received	1	Error occurred
С	RW OVERREAD			TX buffer over-read detected, and prevented
	W1C			
		NotDetected	0	Error did not occur
		Detected	1	Error occurred

6.18.9.28 MATCH

Address offset: 0x4D4

Status register indicating which address had a match

Bit nu	umber		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	9876543210
ID				А
Reset	t 0x000	00000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ID				
A	R	MATCH	[01] Indication of which address in ADDRESS that m	natched the incoming address

6.18.9.29 ENABLE

Address offset: 0x500

Enable TWIS

Bit nu	umber			31 30 29 28 27 26 25	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A A A A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	ENABLE			Enable or disable TWIS
			Disabled	0	Disable TWIS
			Enabled	9	Enable TWIS

6.18.9.30 PSEL.SCL

Address offset: 0x508 Pin select for SCL signal



Bit nu	ımber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	ААААА
Reset	OxFFFF	FFFF		1 1 1 1 1 1 1 1	
ID					
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.18.9.31 PSEL.SDA

Address offset: 0x50C

Pin select for SDA signal

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A
Reset	0xFFFF	FFFF		1 1 1 1 1 1 1 1	$1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \$
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect

6.18.9.32 RXD

RXD EasyDMA channel

6.18.9.32.1 RXD.PTR

Address offset: 0x534

RXD Data pointer

Bit nu	Imber			31 3	30 2	9 2	B 27	72	62	5 2	24 2	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
ID		0x0000000			A A	A	A	A	A	ι, έ	A	A	A	А	А	А	А	A	А	А	А	А	А	А	А	А	А	А	А	А	A	А	A	A A
Reset	0x000		0	0 0) (0	C) ()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (
ID)x00000000 R/W Field Value ID										Des																						
А	RW	PTR									ł	RXE	D Da	ata	ро	int	er																	

See the memory chapter for details about which memories are available for EasyDMA.

6.18.9.32.2 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in RXD buffer

Bit nu	Imber		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description



6.18.9.32.3 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last RXD transaction

Bit nu	umber		31 30 29 28 27 26 25	2 4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				A A A A A A A A A A A A A A A A A A A
Reset	t 0x000	00000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
A	R	AMOUNT	[10x1FFF]	Number of bytes transferred in the last RXD transaction

6.18.9.32.4 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit nu	Imber			31 3	0 29	28 3	27 2	6 2	5 24	23	22	21 2	0 19	9 18	17	16 1	5 1	113	12	11 1	09	8	7	6	5	4	32	1	. 0
ID																												Д	A A
Reset	0x000	00000		0 0	0 0	0	0 0	0 0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0
ID																													
А	RW	LIST								List	typ	e																	
			Disabled	0						Dis	able	e Eas	уDN	/A li	ist														
			ArrayList	1						Use	e ar	ray li	st																

6.18.9.33 TXD

TXD EasyDMA channel

6.18.9.33.1 TXD.PTR

Address offset: 0x544

TXD Data pointer

Bit nu	ımber					31	30	29	28	27	26	25	24	23	22	21 3	20	19	18 :	17 1	16 3	15 1	4 1	13 1	21	1 10) 9	8	7	6	5	4	3	2	1	C
ID						А	А	A	А	А	А	A	А	A	А	A	A	А	A	A	A	A	Α.	A	4 <i>4</i>	A	A	A	А	A	А	А	А	A	А	4
Reset	0x00	000	000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	D
ID																																				
A	RW	F	TR											тх	D Da	ita	poi	nte	r																	

See the memory chapter for details about which memories are available for EasyDMA.

6.18.9.33.2 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in TXD buffer

Bit number 31 30 29 28 27 26 25 24 23 22 1 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 5 4 3 2 1 0 ID Reset 0x00000000 0 </th <th>A RW MA</th> <th>XCNT</th> <th>[10x1FFF]</th> <th>Maximum number of bytes in TXD buffer</th>	A RW MA	XCNT	[10x1FFF]	Maximum number of bytes in TXD buffer
	ID R/W Fiel			
	Reset 0x0000000	0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	ID			A A A A A A A A A A A A A A A A A A A
	Bit number		31 30 29 28 27 26 25 2	¹ 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



6.18.9.33.3 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last TXD transaction

A	R	AMOUNT	[10x1FFF]	Number of bytes transferred in the last TXD transaction
ID				
Reset	t 0x000	00000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				A A A A A A A A A A A A A A A A A A A
Bit nu	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

6.18.9.33.4 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit nu	Imber			31 3	0 29	28 3	27 2	6 2	5 24	23	22	21 2	0 19	9 18	17	16 1	5 1	113	12	11 1	09	8	7	6	5	4	32	1	. 0
ID																												Д	A A
Reset	0x000	00000		0 0	0 0	0	0 0	0 0	0	0	0	0 0	0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0
ID																													
А	RW	LIST								List	typ	e																	
			Disabled	0						Dis	able	e Eas	уDN	/A li	ist														
			ArrayList	1						Use	e ar	ray li	st																

6.18.9.34 ADDRESS[n] (n=0..1)

Address offset: 0x588 + (n × 0x4)

TWI slave address n

Bit nu	umber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A
Reset	t 0x0000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			Description
A	RW ADDRESS		TWI slave address

6.18.9.35 CONFIG

Address offset: 0x594

Configuration register for the address match mechanism

Bit nu	mber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					B A
Reset	0x000	00001		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A-B	RW	ADDRESS[i] (i=01)			Enable or disable address matching on ADDRESS[i]
			Disabled	0	Disabled
			Enabled	1	Enabled

6.18.9.36 ORC



Over-read character. Character sent out in case of an over-read of the transmit buffer.

Bit nu	umber	31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID			A A A A A A A A A A A A A A A A A A A
Reset	t 0x00000000	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID			
			Over-read character. Character sent out in case of an over-read of the

transmit buffer.

6.18.10 Electrical specification

6.18.10.1 TWIS slave timing specifications

Symbol	Description	Min.	Тур.	Max.	Units
f _{TWIS,SCL}	Bit rates for TWIS ²¹	100		400	kbps
t _{twis,start}	Time from PREPARERX/PREPARETX task to ready to receive/transmit	:	1.5		μs
t _{TWIS,SU_DAT}	Data setup time before positive edge on SCL – all modes	300			ns
t _{TWIS,HD_DAT}	Data hold time after negative edge on SCL – all modes	500			ns
t _{TWIS,HD_STA,100kbps}	TWI slave hold time from for START condition (SDA low to SCL low), 100 kbps	5200			ns
t _{TWIS,HD_STA,400kbps}	TWI slave hold time from for START condition (SDA low to SCL low), 400 kbps	1300			ns
t _{TWIS,SU_STO,100kbps}	TWI slave setup time from SCL high to STOP condition, 100 kbps	5200			ns
t _{TWIS,SU_STO,400kbps}	TWI slave setup time from SCL high to STOP condition, 400 kbps	1300			ns
t _{TWIS,BUF,100kbps}	TWI slave bus free time between STOP and START conditions, 100 kbps	4	4700		ns
t _{TWIS,BUF,400kbps}	TWI slave bus free time between STOP and START conditions, 400 kbps	:	1300		ns
SCL					




Figure 104: TWIS timing diagram, 1 byte transaction

6.19 UARTE — Universal asynchronous receiver/ transmitter with EasyDMA

The Universal asynchronous receiver/transmitter with EasyDMA (UARTE) offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS) support in hardware at a rate up to 1 Mbps, and EasyDMA data transfer from/to RAM.

Listed here are the main features for UARTE:

- Full-duplex operation
- Automatic hardware flow control
- Optional even parity bit checking and generation
- EasyDMA
- Up to 1 Mbps baudrate
- Return to IDLE between transactions supported (when using HW flow control)
- One or two stop bit

²¹ High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.



• Least significant bit (LSB) first




Figure 105: UARTE configuration

The GPIOs used for each UART interface can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.

Note: The external crystal oscillator must be enabled to obtain sufficient clock accuracy for stable communication. See CLOCK — Clock control on page 70 for more information.

6.19.1 EasyDMA

The UARTE implements EasyDMA for reading and writing to and from the RAM.

If the TXD.PTR and the RXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See Memory on page 21 for more information about the different memory regions.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/ TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The ENDRX and ENDTX events indicate that the EasyDMA is finished accessing the RX or TX buffer in RAM.

6.19.2 Transmission

The first step of a DMA transmission is storing bytes in the transmit buffer and configuring EasyDMA. This is achieved by writing the initial address pointer to TXD.PTR, and the number of bytes in the RAM buffer to TXD.MAXCNT. The UARTE transmission is started by triggering the STARTTX task.

After each byte has been sent over the TXD line, a TXDRDY event will be generated.

When all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have been transmitted, the UARTE transmission will end automatically and an ENDTX event will be generated.

A UARTE transmission sequence is stopped by triggering the STOPTX task. A TXSTOPPED event will be generated when the UARTE transmitter has stopped.

If the ENDTX event has not already been generated when the UARTE transmitter has come to a stop, the UARTE will generate the ENDTX event explicitly even though all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have not been transmitted.

If flow control is enabled through the HWFC field in the CONFIG register, a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as shown in the following figure. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.






Figure 106: UARTE transmission

The UARTE transmitter will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTTX or after it has been stopped via STOPTX and the TXSTOPPED event has been generated. See POWER — Power control on page 63 for more information about power modes.

6.19.3 Reception

The UARTE receiver is started by triggering the STARTRX task. The UARTE receiver is using EasyDMA to store incoming data in an RX buffer in RAM.

The RX buffer is located at the address specified in the RXD.PTR register. The RXD.PTR register is doublebuffered and it can be updated and prepared for the next STARTRX task immediately after the RXSTARTED event is generated. The size of the RX buffer is specified in the RXD.MAXCNT register. The UARTE generates an ENDRX event when it has filled up the RX buffer, as seen in the following figure.

For each byte received over the RXD line, an RXDRDY event will be generated. This event is likely to occur before the corresponding data has been transferred to Data RAM.

The RXD.AMOUNT register can be queried following an ENDRX event to see how many new bytes have been transferred to the RX buffer in RAM since the previous ENDRX event.






Figure 107: UARTE reception

The UARTE receiver is stopped by triggering the STOPRX task. An RXTO event is generated when the UARTE has stopped. The UARTE will make sure that an impending ENDRX event will be generated before the RXTO event is generated. This means that the UARTE will guarantee that no ENDRX event will be generated after RXTO, unless the UARTE is restarted or a FLUSHRX command is issued after the RXTO event is generated.

Note: If the ENDRX event has not been generated when the UARTE receiver stops, indicating that all pending content in the RX FIFO has been moved to the RX buffer, the UARTE will generate the ENDRX event explicitly even though the RX buffer is not full. In this scenario the ENDRX event will be generated before the RXTO event is generated.

To determine the amount of bytes the RX buffer has received, the CPU can read the RXD.AMOUNT register following the ENDRX event or the RXTO event.

The UARTE is able to receive up to four bytes after the STOPRX task has been triggered, as long as these are sent in succession immediately after the RTS signal is deactivated. After the RTS is deactivated, the UART is able to receive bytes for a period of time equal to the time needed to send four bytes on the configured baud rate.

After the RXTO event is generated the internal RX FIFO may still contain data, and to move this data to RAM the FLUSHRX task must be triggered. To make sure that this data does not overwrite data in the RX buffer, the RX buffer should be emptied or the RXD.PTR should be updated before the FLUSHRX task is triggered. To make sure that all data in the RX FIFO is moved to the RX buffer, the RXD.MAXCNT register must be set to RXD.MAXCNT > 4, as seen in the following figure. The UARTE will generate the ENDRX event after completing the FLUSHRX task even if the RX FIFO was empty or if the RX buffer does not get filled up. To be able to know how many bytes have actually been received into the RX buffer in this case, the CPU can read the RXD.AMOUNT register following the ENDRX event.






Figure 108: UARTE reception with forced stop via STOPRX

If HW flow control is enabled through the HWFC field in the CONFIG register, the RTS signal will be deactivated when the receiver is stopped via the STOPRX task or when the UARTE is only able to receive four more bytes in its internal RX FIFO.

With flow control disabled, the UARTE will function in the same way as when the flow control is enabled except that the RTS line will not be used. This means that no signal will be generated when the UARTE has reached the point where it is only able to receive four more bytes in its internal RX FIFO. Data received when the internal RX FIFO is filled up, will be lost.

The UARTE receiver will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTRX or after it has been stopped via STOPRX and the RXTO event has been generated. See POWER — Power control on page 63 for more information about power modes.

6.19.4 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

An ERROR event will not stop reception. If the error was a parity error, the received byte will still be transferred into Data RAM, and so will following incoming bytes. If there was a framing error (wrong stop bit), that specific byte will NOT be stored into Data RAM, but following incoming bytes will.

6.19.5 Using the UARTE without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.

6.19.6 Parity and stop bit configuration

Automatic even parity generation for both transmission and reception can be configured using the register CONFIG on page 350. See the register description for details.

The amount of stop bits can also be configured through the register CONFIG on page 350.

6.19.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOPTX and STOPRX tasks may not be always needed (the peripheral might already be stopped), but if STOPTX and/or STOPRX is sent, software shall wait until the TXSTOPPED and/or RXTO event is received in response, before disabling the peripheral through the ENABLE register.



6.19.8 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UARTE are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers respectively.

The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UARTE is enabled, and retained only for the duration the device is in ON mode. PSEL.RXD, PSEL.RTS, PSEL.RTS, and PSEL.TXD must only be configured when the UARTE is disabled.

To secure correct signal levels on the pins by the UARTE when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UARTE signal	UARTE pin	Direction	Output value
RXD	As specified in PSEL.RXD	Input	Not applicable
CTS	As specified in PSEL.CTS	Input	Not applicable
RTS	As specified in PSEL.RTS	Output	1
TXD	As specified in PSEL.TXD	Output	1

Table 47: GPIO configuration before enabling peripheral

6.19.9 Registers

Instances

Instance	Base address	TrustZone			Split access	Description
		Мар	Att	DMA		
UARTE0 : S	0x50008000	US	NS	SA	No	Universal asynchronous receiver/
UARTEO : NS	0x40008000	03	113	ЗА	NU	transmitter with EasyDMA 0
UARTE1 : S	0x50009000	US	NS	SA	No	Universal asynchronous receiver/
UARTE1 : NS	0x40009000	03	NJ	JA	NO	transmitter with EasyDMA 1
UARTE2 : S	0x5000A000	US	NS	SA	No	Universal asynchronous receiver/
UARTE2 : NS	0x4000A000	03	113	ЗА	NU	transmitter with EasyDMA 2
UARTE3 : S	0x5000B000	US	NS	SA	No	Universal asynchronous receiver/
UARTE3 : NS	0x4000B000	03	US .	JA		transmitter with EasyDMA 3

Register overview

Register	Offset	ΤZ	Description
TASKS_STARTRX	0x000		Start UART receiver
TASKS_STOPRX	0x004		Stop UART receiver
TASKS_STARTTX	0x008		Start UART transmitter
TASKS_STOPTX	0x00C		Stop UART transmitter
TASKS_FLUSHRX	0x02C		Flush RX FIFO into RX buffer
SUBSCRIBE_STARTRX	0x080		Subscribe configuration for task STARTRX
SUBSCRIBE_STOPRX	0x084		Subscribe configuration for task STOPRX
SUBSCRIBE_STARTTX	0x088		Subscribe configuration for task STARTTX
SUBSCRIBE_STOPTX	0x08C		Subscribe configuration for task STOPTX
SUBSCRIBE_FLUSHRX	0x0AC		Subscribe configuration for task FLUSHRX
EVENTS_CTS	0x100		CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104		CTS is deactivated (set high). Not Clear To Send.



Register	Offset	ΤZ	Description
EVENTS_RXDRDY	0x108		Data received in RXD (but potentially not yet transferred to Data RAM)
EVENTS_ENDRX	0x110		Receive buffer is filled up
EVENTS_TXDRDY	0x11C		Data sent from TXD
EVENTS_ENDTX	0x120		Last TX byte transmitted
EVENTS_ERROR	0x124		Error detected
EVENTS_RXTO	0x144		Receiver timeout
EVENTS_RXSTARTED	0x14C		UART receiver has started
EVENTS_TXSTARTED	0x150		UART transmitter has started
EVENTS_TXSTOPPED	0x158		Transmitter stopped
PUBLISH_CTS	0x180		Publish configuration for event CTS
PUBLISH_NCTS	0x184		Publish configuration for event NCTS
PUBLISH_RXDRDY	0x188		Publish configuration for event RXDRDY
PUBLISH_ENDRX	0x190		Publish configuration for event ENDRX
PUBLISH_TXDRDY	0x19C		Publish configuration for event TXDRDY
PUBLISH_ENDTX	0x1A0		Publish configuration for event ENDTX
PUBLISH_ERROR	0x1A4		Publish configuration for event ERROR
PUBLISH_RXTO	0x1C4		Publish configuration for event RXTO
PUBLISH_RXSTARTED	0x1CC		Publish configuration for event RXSTARTED
PUBLISH_TXSTARTED	0x1D0		Publish configuration for event TXSTARTED
PUBLISH_TXSTOPPED	0x1D8		Publish configuration for event TXSTOPPED
SHORTS	0x200		Shortcuts between local events and tasks
INTEN	0x300		Enable or disable interrupt
INTENSET	0x304		Enable interrupt
INTENCLR	0x308		Disable interrupt
ERRORSRC	0x480		Error source
			This register is read/write one to clear.
ENABLE	0x500		Enable UART
PSEL.RTS	0x508		Pin select for RTS signal
PSEL.TXD	0x50C		Pin select for TXD signal
PSEL.CTS	0x510		Pin select for CTS signal
PSEL.RXD	0x514		Pin select for RXD signal
BAUDRATE	0x524		Baud rate. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534		Data pointer
RXD.MAXCNT	0x538		Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C		Number of bytes transferred in the last transaction
TXD.PTR	0x544		Data pointer
TXD.MAXCNT	0x548		Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C		Number of bytes transferred in the last transaction

6.19.9.1 TASKS_STARTRX

Address offset: 0x000

Start UART receiver

Bit nu	mber			31	30 29	28 2	27 26	5 25 3	24 23	3 22	21	20 2	19 1	8 17	16	15 1	.4 1	3 12	11	10	98	37	6	5	4	32	1 0
ID																											А
Reset	0x000	00000		0	0 0	0	0 0	0	0 0	0	0	0	0 0	0	0	0	0 0	0 0	0	0	0 (0	0	0	0	0 0	0 0
ID																											
А	w	TASKS_STARTRX							St	art	UAR	T re	ceiv	er													
			Trigger	1					Tr	igge	er tas	sk															



6.19.9.2 TASKS_STOPRX

Address offset: 0x004

Stop UART receiver

Bit nu	mber			31	30	29	28	27	26	25	24	23	22	21	20) 19	9 18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	D
ID																																			4
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
ID																																			
А	W	TASKS_STOPRX										Sto	р	UAI	RT r	ece	eive	er																	
			Trigger	1								Tri	gge	er ta	ask																				

6.19.9.3 TASKS_STARTTX

Address offset: 0x008

Start UART transmitter

Bit nu	mber			31	30	29	28	27	26	25	24	23	22	21 2	20 2	19 :	18	17 1	16 2	L5 1	L4 :	13 3	12 :	11 1	.0	98	8	7	6	54	3	2	1	0
ID																																		A
Reset	0x000	00000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0) (0	0	0	0
ID												Des																						
А	W	TASKS_STARTTX									1	Sta	rt U	IART	tra	ans	mit	ter																
			Trigger	1								Trig	ger	tas	k																			

6.19.9.4 TASKS_STOPTX

Address offset: 0x00C

Stop UART transmitter

Bit nu	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
A	W	TASKS_STOPTX			Stop UART transmitter
			Trigger	1	Trigger task

6.19.9.5 TASKS_FLUSHRX

Address offset: 0x02C

Flush RX FIFO into RX buffer

Bit nu	umber			31	30	29	28 :	27 2	26 2	52	4 23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
ID																																	А
Reset	t 0x000	00000		0	0	0	0	0	0 () (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
ID																																	
А	w	TASKS_FLUSHRX								Fl	ush	RX I	IFC) in	to F	X b	uff	er															
			Trigger	1						Trigger task																							

6.19.9.6 SUBSCRIBE_STARTRX



Subscribe configuration for task STARTRX

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task STARTRX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.19.9.7 SUBSCRIBE_STOPRX

Address offset: 0x084

Subscribe configuration for task STOPRX

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task STOPRX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.19.9.8 SUBSCRIBE_STARTTX

Address offset: 0x088

Subscribe configuration for task STARTTX

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task STARTTX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.19.9.9 SUBSCRIBE_STOPTX

Address offset: 0x08C

Subscribe configuration for task STOPTX



Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that task STOPTX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.19.9.10 SUBSCRIBE_FLUSHRX

Address offset: 0x0AC

Subscribe configuration for task FLUSHRX

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that task FLUSHRX will subscribe to
В	RW	EN			
			Disabled	0	Disable subscription
			Enabled	1	Enable subscription

6.19.9.11 EVENTS_CTS

Address offset: 0x100

CTS is activated (set low). Clear To Send.

Bit nu	mber			31 30	29 28	3 27 2	26 25	24	23 22	2 21	. 20	19	18 1	7 16	15	14	13 1	2 11	10	9	87	6	5	4	32	1	0
ID																											А
Reset	0x000000	00		0 0	0 0	0	0 0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0
ID									Desci																		
А	RW EVE	ENTS_CTS							CTS i	s ac	tivat	ed (set	ow)	. Cle	ear T	o Se	nd.									
			NotGenerated	0					Even	t no	t gei	nera	ated														
			Generated	1					Even	t ge	nera	ted															

6.19.9.12 EVENTS_NCTS

Address offset: 0x104

CTS is deactivated (set high). Not Clear To Send.

Bit nu	ımber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Reset	: 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_NCTS			CTS is deactivated (set high). Not Clear To Send.
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.19.9.13 EVENTS_RXDRDY



Bit nu	umber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EVENTS_RXDRDY			Data received in RXD (but potentially not yet transferred to Data RAM)
			NotGenerated	0	Event not generated
			Generated	1	Event generated

Data received in RXD (but potentially not yet transferred to Data RAM)

6.19.9.14 EVENTS_ENDRX

Address offset: 0x110

Receive buffer is filled up

Bit number	31 30 29 28	3 27 26 25 24 23 22 21 2	20 19 18 17 16 15 1	4 13 12 11 10	9876	54321
ID						
Reset 0x00000000	0 0 0 0	0 0 0 0 0 0 0		00000	0 0 0 0	0 0 0 0 0
ID R/W Field Value II	D Value					
A RW EVENTS_ENDRX		Receive bu	iffer is filled up			
NotGer	nerated 0	Event not	generated			
Genera	ated 1	Event gene	erated			

6.19.9.15 EVENTS_TXDRDY

Address offset: 0x11C

Data sent from TXD

Bit nu	mber			31	30 29	28	3 27	26	25	24	23	22	21 2	0 1	9 18	3 17	16	15	14	13	12	11 1	0	9	8	76	5 5	4	3	2	1 (
ID																															ļ
Reset	0x000	00000		0	0 0	0	0	0	0	0	0	0	0 (D C	0	0	0	0	0	0	0	0	0	0	0 () (0 (0	0	0	0 (
ID																															
А	RW	EVENTS_TXDRDY									Dat	ta se	ent f	rom	ТΧ	D															
			NotGenerated	0							Eve	ent r	not g	gene	erate	ed															
			Generated	1							Eve	ent g	gene	rate	d																

6.19.9.16 EVENTS_ENDTX

Address offset: 0x120

Last TX byte transmitted

Bit nu	ımber			31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					A
Reset	: 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	EVENTS_ENDTX			Last TX byte transmitted
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.19.9.17 EVENTS_ERROR

Error detected

Bit n	umber			31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					А
Rese	t 0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	EVENTS_ERROR			Error detected
			NotGenerated	0	Event not generated
			Generated	1	Event generated

6.19.9.18 EVENTS_RXTO

Address offset: 0x144

Receiver timeout

ID	
Reset 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID Value Description	
A RW EVENTS_RXTO Receiver timeout	
NotGenerated 0 Event not generated	
Generated 1 Event generated	

6.19.9.19 EVENTS_RXSTARTED

Address offset: 0x14C

UART receiver has started

Bit nu	mber			31 3	30 29	28	27 2	26 2	5 24	23	22 2	21 20	0 19	18	17	16 1	.5 1	4 13	3 12	11 1	0 9	8	7	6	5	4	3	2 :	1 0
ID																													А
Reset	0x000	00000		0	0 0	0	0	0 0	0 (0	0	0 0) 0	0	0	0	0 () 0	0	0) (0 0	0	0	0	0	0 () (0 0
ID																													
А	RW	EVENTS_RXSTARTED	1							UA	RT r	ecei	ver l	nas	star	ted													
			NotGenerated	0						Eve	ent n	ot g	ene	rate	d														
			Generated	1						Eve	ent g	ene	rate	d															

6.19.9.20 EVENTS_TXSTARTED

Address offset: 0x150

UART transmitter has started

Bit nu	umber			31 30 29 28 27 26 25 2	24 2	23 2	2 2:	1 20	19	18 1	17 10	6 15	14	13	12 1	1 10	9	8	7	6	54	3	2	1	0
ID																									А
Reset	t 0x000	00000		0 0 0 0 0 0 0	0	0 0	0 0	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0
ID																									
А	RW	EVENTS_TXSTARTED)		ι	JAR	T tra	ansn	nitte	er ha	is sta	arte	ł												
			NotGenerated	0	E	Even	nt no	ot ge	ner	ated															
			Generated	1	E	Even	nt ge	enera	ated	I															

6.19.9.21 EVENTS_TXSTOPPED

Transmitter stopped

Bit nu	mber			31 3	30 29	28	27 2	6 25	24	23 2	22 21	L 20	19	18 1	7 16	5 15	14	13 1	2 11	. 10	9	8	7	6	5	4	32	1	0
ID																													А
Reset	0x000	00000		0	0 0	0	0 (0 0	0	0	0 0	0	0	0 (0	0	0	0	0 (0	0	0	0	0	0	0	0 0	0	0
ID																													
А	RW	EVENTS_TXSTOPPED	1							Trar	ismit	ter	stop	ped															
			NotGenerated	0						Eve	nt no	ot ge	enera	ated															
			Generated	1						Eve	nt ge	nera	ated																

6.19.9.22 PUBLISH_CTS

Address offset: 0x180

Publish configuration for event CTS

Bit nu	Imber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event CTS will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.19.9.23 PUBLISH_NCTS

Address offset: 0x184

Publish configuration for event NCTS

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event NCTS will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.19.9.24 PUBLISH_RXDRDY

Address offset: 0x188

Publish configuration for event RXDRDY

Bit nu	ımber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	: 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event RXDRDY will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



6.19.9.25 PUBLISH_ENDRX

Address offset: 0x190

Publish configuration for event ENDRX

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event ENDRX will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.19.9.26 PUBLISH_TXDRDY

Address offset: 0x19C

Publish configuration for event TXDRDY

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event TXDRDY will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.19.9.27 PUBLISH_ENDTX

Address offset: 0x1A0

Publish configuration for event ENDTX

Bit nu	ımber			31 30 29 2	28 27 2	26 25 2	24 23	22 21	20	19 3	18 17	7 16	15	14 1	13 1	2 11	10	9	8	7 6	5	4	3	2	1	
ID				В																A A	A	А	А	А	A	l
Reset	: 0x000	00000		0 0 0	0 0	0 0	0 0	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0) (0	0	0	0	0	
ID																										
А	RW	CHIDX		[0255]			DP	PI cha	nne	l tha	t eve	ent E	IND	TX v	vill p	ubli	sh to	D								
В	RW	EN																								
			Disabled	0			Dis	able p	bubl	ishir	g															
			Enabled	1			Ena	ble p	ubli	shin	g															

6.19.9.28 PUBLISH_ERROR

Address offset: 0x1A4

Publish configuration for event ERROR



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event ERROR will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.19.9.29 PUBLISH_RXTO

Address offset: 0x1C4

Publish configuration for event RXTO

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event RXTO will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.19.9.30 PUBLISH_RXSTARTED

Address offset: 0x1CC

Publish configuration for event RXSTARTED

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event RXSTARTED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing

6.19.9.31 PUBLISH_TXSTARTED

Address offset: 0x1D0

Publish configuration for event TXSTARTED

Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
А	RW	CHIDX		[0255]	DPPI channel that event TXSTARTED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Enabled	1	Enable publishing



6.19.9.32 PUBLISH_TXSTOPPED

Address offset: 0x1D8

Publish configuration for event TXSTOPPED

Bit nu	umber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A A A A A A A A A A A A A A A
Reset	t 0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					
А	RW	CHIDX		[0255]	DPPI channel that event TXSTOPPED will publish to
В	RW	EN			
			Disabled	0	Disable publishing
			Disabled	0	

6.19.9.33 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit nu	mber			31	30 2	9 2	28 2	27 2	6 25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4 3	3 2	2 1	0
ID																												D	С				
Reset	0x000	00000		0	0	0 (0	0 0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) () () 0
ID																																	
С	RW	ENDRX_STARTRX									Sh	ortc	ut	betv	we	en e	eve	nt E	ND	RX	an	d ta	isk	STA	RTF	xx							
			Disabled	0							Dis	sabl	e sł	hort	cut	t																	
			Enabled	1							En	able	sh	orte	cut																		
D	RW	ENDRX_STOPRX									Sh	ortc	ut	betv	wee	en e	eve	nt E	ND	RX	an	d ta	sk	STO	PR)	K							
			Disabled	0							Dis	sabl	e sł	hort	cut	t																	
			Enabled	1							En	able	sh	orte	cut																		

6.19.9.34 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit nu	mber			31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID					LJIH GFE DCBA
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID					Description
A	RW	CTS			Enable or disable interrupt for event CTS
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	NCTS			Enable or disable interrupt for event NCTS
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	RXDRDY			Enable or disable interrupt for event RXDRDY
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	ENDRX			Enable or disable interrupt for event ENDRX
			Disabled	0	Disable
			Enabled	1	Enable
Е	RW	TXDRDY			Enable or disable interrupt for event TXDRDY



	mber			21 20 20 20 27 20 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	mber			31 30 29 28 27 20 25 2	
ID					L J I H G F E D C B A
Reset	0x000	00000		0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID	R/W	Field	Value ID	Value	Description
			Disabled	0	Disable
			Enabled	1	Enable
F	RW	ENDTX			Enable or disable interrupt for event ENDTX
			Disabled	0	Disable
			Enabled	1	Enable
G	RW	ERROR			Enable or disable interrupt for event ERROR
			Disabled	0	Disable
			Enabled	1	Enable
н	RW	RXTO			Enable or disable interrupt for event RXTO
			Disabled	0	Disable
			Enabled	1	Enable
I	RW	RXSTARTED			Enable or disable interrupt for event RXSTARTED
			Disabled	0	Disable
			Enabled	1	Enable
J	RW	TXSTARTED			Enable or disable interrupt for event TXSTARTED
			Disabled	0	Disable
			Enabled	1	Enable
L	RW	TXSTOPPED			Enable or disable interrupt for event TXSTOPPED
			Disabled	0	Disable
			Enabled	1	Enable

6.19.9.35 INTENSET

Address offset: 0x304

Enable interrupt

Bit nu	umber			31	30 2	29 28	8 2	7 26	5 25	5 24	23	3 22	21	20	19	18	17	16	15	14	13 1	2 1	11	.0 9	8	7	6	5	4	3	2	1	0
ID												L		J	Т		н							G	F	E			D		С	В	A
Reset	t 0x000	00000		0	0	0 0) (0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 () (0 0	0	0	0	0	0	0	0	0	0
А	RW	CTS									W	/rite	'1' 1	to e	enal	ole	inte	erru	pt	for e	ever	nt C	TS										
			Set	1							Er	nable	9																				
			Disabled	0							Re	ead:	Dis	abl	ed																		
			Enabled	1							Re	ead:	Ena	ble	ed																		
В	RW	NCTS									W	/rite	'1' 1	to e	enal	ole	inte	erru	pt	for e	ever	nt N	СТ	S									
			Set	1							Er	nable	è																				
			Disabled	0							Re	ead:	Dis	abl	ed																		
			Enabled	1							Re	ead:	Ena	able	ed																		
С	RW	RXDRDY									W	/rite	'1' 1	to e	enal	ole	inte	erru	pt	for e	ever	nt R	XDF	RDY									
			Set	1							Er	nable	è																				
			Disabled	0							Re	ead:	Dis	abl	ed																		
			Enabled	1							Re	ead:	Ena	ble	ed																		
D	RW	ENDRX									W	/rite	'1' 1	to e	enal	ole	inte	erru	pt	for e	ever	nt El	NDI	RX									
			Set	1							Er	nable	9																				
			Disabled	0							Re	ead:	Dis	abl	ed																		
			Enabled	1							Re	ead:	Ena	able	ed																		
Е	RW	TXDRDY									W	/rite	'1' 1	to e	enal	ble	inte	erru	pt	for e	ever	nt T	XDF	RDY									
			Set	1							Er	nable	è																				
			Disabled	0							Re	ead:	Dis	abl	ed																		



Bit nu	ımber			31	30 2	29.2	8 2	7 26	5 25	24	23	22 2	21.2	20 1	19 1	8 1	71	61	51	4 1	31	2 11	10) 9	8	7	6	5	4 3	32	1	0
ID												L		J		ŀ									F				D		B	
	: 0x000	0000		0	0	0 0	00	0 0	0	0	0							0 0) () () () 0	0				0					
			Enabled	1							Rea	ad: E	Enal	bled	d																	
F	RW	ENDTX									Wr	ite '	1' to	o er	nabl	le ir	nter	rup	t fc	r ev	/en	t EN	IDT:	х								
			Set	1							Ena	able																				
			Disabled	0							Rea	ad: [Disa	ble	d																	
			Enabled	1							Rea	ad: E	Enal	bled	b																	
G	RW	ERROR									Wr	ite '	1' to	o er	nabl	le ir	nter	rup	t fc	r ev	/en	t ER	RO	R								
			Set	1							Ena	able																				
			Disabled	0							Rea	ad: [Disa	ble	d																	
			Enabled	1							Rea	ad: E	Enal	bled	b																	
н	RW	RXTO									Wr	ite '	1' to	o er	nabl	le ir	nter	rup	t fo	r ev	ven	t RX	то									
			Set	1							Ena	able																				
			Disabled	0							Rea	ad: [Disa	ble	d																	
			Enabled	1							Rea	ad: E	Enal	bled	b																	
I	RW	RXSTARTED									Wr	ite '	1' to	o er	nabl	le ir	nter	rup	t fc	r ev	ven	t RX	STA	RTE	D							
			Set	1							Ena	able																				
			Disabled	0							Rea	ad: [Disa	ble	d																	
			Enabled	1							Rea	ad: E	Enal	oleo	d																	
J	RW	TXSTARTED									Wr	ite '	1' to	o er	nabl	le ir	nter	rup	t fc	r ev	/en	t TX	STA	RTE	D							
			Set	1							Ena	able																				
			Disabled	0							Rea	ad: [Disa	ble	d																	
			Enabled	1							Rea	ad: E	Enal	bled	b																	
L	RW	TXSTOPPED									Wr	ite '	1' to	o er	nabl	le ir	ter	rup	t fc	r ev	/en	t TX	STC	OPPI	ED							
			Set	1							Ena	able																				
			Disabled	0							Rea	ad: [Disa	ble	d																	
			Enabled	1							Rea	ad: E	Enal	bled	b																	

6.19.9.36 INTENCLR

Address offset: 0x308

Disable interrupt

Bit nu	umber			31 3	0 29	28	27 26	5 25	24 2	3 22	21	20	19	18	17	16 1	.5	14 1	.3 1	21	1 10	9	8	7	6	5	4	3	2 2	L O
ID										L		J	Т		Н							G	F	Е			D		CI	3 A
Reset	t 0x000	00000		0 0	0 0	0	0 0	0	0 (0 0	0	0	0	0	0	0	0	0	0 0) (0 0	0	0	0	0	0	0	0	0 0	0 0
ID																														
А	RW	CTS							V	Vrite	'1'	to d	lisal	ble i	inte	erru	ot f	for e	ever	nt C	TS									
			Clear	1					D	lisab	le																			
			Disabled	0					R	lead	Dis	able	ed																	
			Enabled	1					R	lead	Ena	able	ed																	
В	RW	NCTS							۷	Vrite	'1'	to d	lisal	ble i	inte	erru	ot f	for e	ever	nt N	ICTS									
			Clear	1					D	oisab	le																			
			Disabled	0					R	lead	Dis	able	ed																	
			Enabled	1					R	lead	Ena	able	d																	
С	RW	RXDRDY							V	Vrite	'1'	to d	lisal	ble i	inte	erru	ot f	for e	ever	nt R	XDF	DY								
			Clear	1					D	lisab	le																			
			Disabled	0					R	lead	Dis	able	ed																	
			Enabled	1					R	lead	Ena	able	ed																	
D	RW	ENDRX							V	Vrite	'1'	to d	lisal	ble i	inte	erru	ot f	for e	ever	nt E	NDF	xx								
			Clear	1					D	oisab	le																			



Bit n	umber			31	30	29 2	28 2	27 2	6 25	24	23 23	2 21	20	19 18	3 17	16	15	14	13	12 1	11 1	.0 9	8	7	6	5	4	3	2 2	1 0
ID											L		J	I	н							G	F	E			D		CI	ΒA
Rese	t 0x000	00000		0	0	0	0 (0 0	0 0	0	0 0	0	0	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0 0
			Disabled	0							Read	: Dis	able	d																
			Enabled	1							Read	: Ena	ble	d																
E	RW	TXDRDY									Write	e '1' t	to d	isabl	e in	terr	upt	for	eve	nt 1	rxd	RDY								
			Clear	1							Disat	le																		
			Disabled	0							Read	: Dis	able	d																
			Enabled	1							Read	: Ena	ble	d																
F	RW	ENDTX									Write	e '1' t	to d	isabl	e in	terr	upt	for	eve	nt E	END	тх								
			Clear	1							Disat	le																		
			Disabled	0							Read	: Dis	able	d																
			Enabled	1							Read	: Ena	ble	d																
G	RW	ERROR									Write	e '1' t	to d	isabl	e in	terr	upt	for	eve	nt E	RR	OR								
			Clear	1							Disat	le																		
			Disabled	0							Read	: Dis	able	d																
			Enabled	1							Read	: Ena	ble	d																
н	RW	RXTO									Write	e '1' t	to d	isabl	e in	terr	upt	for	eve	nt F	RXT	С								
			Clear	1							Disat	le																		
			Disabled	0							Read	: Dis	able	d																
			Enabled	1							Read	: Ena	ble	d																
I	RW	RXSTARTED									Write	e '1' t	to d	isabl	e in	terr	upt	for	eve	nt F	RXS.	TART	ΈD							
			Clear	1							Disat	le																		
			Disabled	0							Read	: Dis	able	d																
			Enabled	1							Read	: Ena	ble	d																
J	RW	TXSTARTED									Write	e '1' t	to d	isabl	e in	terr	upt	for	eve	nt 1	rxs ⁻	FART	ED							
			Clear	1							Disat	le																		
			Disabled	0							Read	: Dis	able	d																
			Enabled	1							Read	: Ena	able	d																
L	RW	TXSTOPPED									Write	e '1' t	to d	isabl	e in	terr	upt	for	eve	nt 1	rxs ⁻	FOPF	PED							
			Clear	1							Disat	le																		
			Disabled	0							Read	: Dis	able	d																
			Enabled	1							Read	: Ena	ble	d																

6.19.9.37 ERRORSRC

Address offset: 0x480

Error source

This register is read/write one to clear.

Bit nu	ımber		31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Reset	: 0x0000000		0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
А	RW OVERRUN			Overrun error
	W1C			A start bit is received while the previous data still lies in RXD. (Previous data is lost.)
		NotPresent	0	Read: error not present
		Present	1	Read: error present
В	RW PARITY			Parity error
	W1C			A character with bad parity is received, if HW parity check is enabled.



Bit nu	umber		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				D C B A
Rese	t 0x00000000		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID				Description
		NotPresent	0	Read: error not present
		Present	1	Read: error present
С	RW FRAMING			Framing error occurred
	W1C			A valid stop bit is not detected on the serial data input after all bits in a
				character have been received.
		NotPresent	0	Read: error not present
		Present	1	Read: error present
D	RW BREAK			Break condition
	W1C			The serial data input is '0' for longer than the length of a data frame. (The
				data frame length is 10 bits without parity bit, and 11 bits with parity bit).
		NotPresent	0	Read: error not present
		Present	1	Read: error present

6.19.9.38 ENABLE

Address offset: 0x500

Enable UART

Bit number	31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID		A A A A
Reset 0x00000000	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ID R/W Field Value ID		Description
A RW ENABLE		Enable or disable UARTE
Disabled	0	Disable UARTE
Enabled	8	Enable UARTE

6.19.9.39 PSEL.RTS

Address offset: 0x508

Pin select for RTS signal

Bit nu	Imber			31 30 29 28 27 26 25 24	4 23 22 21 20 1	9 18 1	7 16	15 14	13 1	2 11 1	.09	8	76	5	4	3	2 2	1 0
ID				В											А	A	A	A A
Reset	0xFFFI	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1	111	1 1	1 1	1 1	. 1	1 1	1	1 1	1	1	1	1 :	1 1
ID																		
A	RW	PIN		[031]	Pin number													
A B	RW RW	PIN CONNECT		[031]	Pin number Connection													
			Disconnected	[031]														

6.19.9.40 PSEL.TXD

Address offset: 0x50C

Pin select for TXD signal



Bit nu	mber			31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A
Reset	0xFFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.19.9.41 PSEL.CTS

Address offset: 0x510

Pin select for CTS signal

Bit number				31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	A A A A A
Reset 0xFFFFFFF				1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					Description
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect

6.19.9.42 PSEL.RXD

Address offset: 0x514

Pin select for RXD signal

Bit number				31 30 29 28 27 26 25 24	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ID				В	ААААА
Reset	OxFFFF	FFFF		1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ID					
А	RW	PIN		[031]	Pin number
В	RW	CONNECT			Connection
			Disconnected	1	Disconnect
			Connected	0	Connect

6.19.9.43 BAUDRATE

Address offset: 0x524

Baud rate. Accuracy depends on the HFCLK source selected.

Bit number 3					30	29	28	27	26	25	24 :	23 :	22 2	21 2	20 :	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				А	А	А	А	А	А	А	А	A	A	A	A	A	A	А	А	А	А	А	А	А	А	А	А	А	А	А	А	А	A	А	A
Reset 0x04000000					0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D
ID																																			
А	RW	BAUDRATE										Baud rate																							
			Baud1200	0x	000	4F0	00				:	1200 baud (actual rate: 1205)																							
			Baud2400	0x0009D000				2400 baud (actual rate: 2396)																											
			Baud4800	0x0013B000				4800 baud (actual rate: 4808)																											
			Baud9600	0x00275000				9600 baud (actual rate: 9598)																											
			Baud14400	0x003AF000 14						14400 baud (actual rate: 14401)																									

